
# A6821

# DABiC-5 8-Bit Serial Input Latched Sink Drivers



A merged combination of bipolar and MOS technology gives these devices an interface flexibility beyond the reach of standard logic buffers and power driver arrays. Typical applications include driving multiplexed LED displays or incandescent lamps.

The A6821 has an eight-bit CMOS shift register and CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sinking Darlington output drivers.

The CMOS inputs are compatible with standard CMOS logic levels. TTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

The A6821SA is furnished in a standard 16-pin plastic DIP. The A6821EA is a 16-pin plastic DIP, capable of operation from -40°C to +85°C. The A6821SLW is a 16-lead wide-body SOIC, for surface-mount applications. These devices are lead (Pb) free, with 100% matte tin plated leadframes.

#### FEATURES

- 3.3 V to 5 V logic supply range
- Power on reset (POR)
- To 10 MHz data input rate
- CMOS, TTL compatible
- -40°C operation available

#### APPLICATIONS

- Multiplexed LED displays
- Incandescent lamps



Schmitt trigger inputs for improved

Low-power CMOS logic and latches

Internal pull-up/pull down resistors


High-voltage current-sink outputs

noise immunity

Use the following complete part numbers when ordering:


	1	6
Part Number	Package	Ambient
A6821SA-T	16-pin DIP	-20°C to +85°C
A6821EA-T	16-pin DIP	-40°C to +85°C
A6821SLW-T	16-pin wide body SOIC	-20°C to +85°C






Functional Block Diagram

**Typical Input Circuits** 



Typical Output Driver





www.allegromicro.com 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

			V	<sub>dd</sub> = 3.3	V	<u>۱</u>	/ <sub>dd</sub> = 5 \	/	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Output Leakage Current	I <sub>CEX</sub>	V <sub>OUT</sub> = 50 V	-	-	10	-	_	10	μA
		I <sub>OUT</sub> = 100 mA	-	-	1.1	-	-	1.1	V
Collector–Emitter Saturation	V <sub>CE(SAT)</sub>	I <sub>OUT</sub> = 200 mA	-	-	1.3	-	-	1.3	V
Vollage		I <sub>OUT</sub> = 350 mA	-	-	1.6	-	_	1.6	V
Input Voltage	V <sub>IN(1)</sub>		2.2	-	-	3.3	_	-	V
input voltage	V <sub>IN(0)</sub>		-	-	1.1	-	-	1.7	V
Input Resistance	R <sub>IN</sub>		50	-	-	50	-	-	kΩ
erial Data Output Voltage	V <sub>OUT(1)</sub>	I <sub>OUT</sub> = –200 μA	2.8	3.05	-	4.5	4.75	-	V
Senai Data Output Voltage	V <sub>OUT(0)</sub>	I <sub>OUT</sub> = 200 μA	-	0.15	0.3	-	0.15	0.3	V
Maximum Clock Frequency <sup>2</sup>	f <sub>c</sub>		10	-	-	10	-	-	MHz
	I <sub>DD(1)</sub>	One output on, OE = L, ST = H	-	-	2.0	-	10 – – Mł – – 2.0 m	mA	
Logic Supply Current	I <sub>DD(0)</sub>	All outputs off, OE = H, ST = H, P1 through P8 = L	-	-	100	-	-	100	μA
Output Enable-to-Output Delay	t <sub>dis(BQ)</sub>	V <sub>CC</sub> = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	1.0	-	_	1.0	μs
Ouipui Enable-10-Ouipui Delay	t <sub>en(BQ)</sub>	V <sub>CC</sub> = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	1.0	-	_	1.0	μs
Strobe-to-Output Delay	t <sub>p(STH-QL)</sub>	V <sub>CC</sub> = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	1.0	-	-	1.0	μs
Strobe-to-Output Delay	t <sub>p(STH-QH)</sub>	V <sub>CC</sub> = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	1.0	-	_	1.0	μs
Output Fall Time	t <sub>f</sub>	V <sub>CC</sub> = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	1.0	-	-	1.0	μs
Output Rise Time	t <sub>r</sub>	V <sub>CC</sub> = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	1.0	-	_	1.0	μs
Clock-to-Serial Data Out Delay	t <sub>p(CH-SQX)</sub>	Ι <sub>ΟUT</sub> = ±200 μΑ	-	50	-	-	50	-	ns

#### **ELECTRICAL CHARACTERISTICS**<sup>1</sup> Unless otherwise noted: $T_A = 25^{\circ}C$ , logic supply operating voltage $V_{dd} = 3.0 \text{ V to } 5.5 \text{ V}$

<sup>1</sup>Positive (negative) current is defined as conventional current going into (coming out of) the specified device pin. <sup>2</sup>Operation at a clock frequency greater than the specified minimum value is possible but not warranteed.


#### Truth Table

Serial		Shif	ft Re	giste	r Co	ontents	Serial		Latch Contents			S	Output	Output Contents	
Data Input	Clock Input	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>		I <sub>8</sub>	Data Output	Strobe Input	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>		I <sub>8</sub>	Enable Input	I <sub>1</sub> I <sub>2</sub> I <sub>3</sub> I <sub>8</sub>
н	Г	Н	R <sub>1</sub>	$R_2$		R <sub>7</sub>	R <sub>7</sub>								
L	Г	L	$R_1$	$R_2$		R <sub>7</sub>	R <sub>7</sub>								
Х	L	R <sub>1</sub>	$R_2$	$R_3$		$R_8$	R <sub>8</sub>								
		Х	Х	Х		Х	Х	L	R <sub>1</sub>	$R_2$	$R_3$		R <sub>8</sub>		
		P <sub>1</sub>	$P_2$	$P_3$		P <sub>8</sub>	P <sub>8</sub>	Н	P <sub>1</sub>	$P_2$	$P_3$		P <sub>8</sub>	L	$P_1 P_2 P_3 P_8$
									Х	Х	Х		Х	Н	ннн…н

L = Low Logic Level


H = High Logic Level

X = Irrelevant P = Present State





www.allegromicro.com 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000



NOTE: Timing is representative of a 10 MHz clock. Higher speeds may be attainable; operation at high temperatures will reduce the specified maximum clock frequency.

Powering-on with the inputs in the low state ensures that the registers and latches power-on in the low state (POR).

Serial Data present at the input is transferred to the shift register on the logical 0 to logical 1 transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUT-PUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be high during serial data entry.

When the OUTPUT ENABLE input is high, all of the output buffers are disabled (OFF). The information stored in the latches or shift register is not affected by the OUTPUT ENABLE input. With the OUTPUT ENABLE input low, the outputs are controlled by the state of their respective latches.



# A6821 Data Sheet

# DABiC-5 8-Bit Serial Input Latched Sink Drivers

Number of		Ambient	Tempera	ture	
Outputs ON	25°C	40°C	50°C	60°C	70°C
A6821SA/A6821EA					
8	90%	79%	72%	65%	57%
7	100%	90%	82%	74%	65%
6	100%	100%	96%	86%	76%
5	100%	100%	100%	100%	91%
4	100%	100%	100%	100%	100%
3	100%	100%	100%	100%	100%
2	100%	100%	100%	100%	100%
1	100%	100%	100%	100%	100%
A6821SLW					
8	67%	59%	54%	49%	43%
7	77%	68%	62%	56%	49%
6	90%	79%	72%	65%	57%
5	100%	95%	86%	78%	68%
4	100%	100%	100%	98%	86%
3	100%	100%	100%	100%	100%
2	100%	100%	100%	100%	100%
1	100%	100%	100%	100%	100%


#### Maximum Allowable Duty Cycle, $I_{OUT}$ = 200 mA, $V_{DD}$ = 5 V

#### **Terminal List Table**

Name	Description	Pin
CLK	Clock	1
	Serial Data In	2
	Logic Ground*	3
VDD	Logic Supply	4
	Serial Data Out	5
ST	Strobe	6
ŌĒ	Output Enable (active low)	7
SUB	Power Ground*	8
OUT <sub>8</sub>	Serial Data Output	9
OUT <sub>7</sub>	Serial Data Output	10
OUT <sub>6</sub>	Serial Data Output	11
OUT <sub>5</sub>	Serial Data Output	12
OUT <sub>4</sub>	Serial Data Output	13
OUT <sub>3</sub>	Serial Data Output	14
OUT <sub>2</sub>	Serial Data Output	15
OUT <sub>1</sub>	Serial Data Output	16


\* There is an indeterminate resistance between logic ground and power ground. For proper operation, these terminals must be externally connected together.





Package A

Package LW 16-pin Wide Body SOIC






www.allegromicro.com 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

#### Package A 16-pin DIP

**Dimensions in Inches** (controlling dimensions)



NOTES: 1. Lead thickness is measured at seating plane or below.


2. Lead spacing tolerance is non-cumulative.

3. Exact body and lead configuration at vendor's option within limits shown.



www.allegromicro.com 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

Package LW 16-pin Wide Body SOIC



NOTES: 1. Lead spacing tolerance is non-cumulative.

2. Exact body and lead configuration at vendor's option within limits shown.



www.allegromicro.com 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copyright©2004, 2005 AllegroMicrosystems, Inc.



www.allegromicro.com 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000



# MIC5821/5822

#### 8-Bit Serial-Input Latched Drivers

#### **Final Information**

#### **General Description**

BiCMOS technology gives the MIC5821/5822 family flexibility beyond the reach of standard logic buffers and power driver arrays. These devices each have an eight-bit CMOS shift register, CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sink Darlington output drivers. The 500mA outputs are suitable for use with incandescent bulbs and other moderate to high current loads. The drivers can be operated with a split supply where the negative supply is down to -20V. Except for maximum driver output voltage ratings, the MIC5821 and MIC5822 are identical.

These devices have greatly improved data-input rates. With a 5V logic supply they will typically operate faster than 5 MHz. With a 12V supply significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS logic levels. TTL and DTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

#### Features


- · 3.3 MHz Minimum Data-Input Rate
- CMOS, PMOS, NMOS, TTL Compatible
- Internal Pull-Down or Pull-Up Resistors
- Low-Power CMOS Logic and Latches
- High-Voltage Current-Sink Outputs
- Single or Split Supply Operation

#### **Ordering Information**

Part Nu	mber		
Standard	Pb-Free	Temp Range	Package
MIC5821BN	MIC5821YN	-40°C to +85°C	16-Pin Plastic DIP
MIC5822BN	MIC5822YN	-40°C to +85°C	16-Pin Plastic DIP


#### **Functional Diagram**

#### **Pin Configuration**



#### (Plastic DIP)

## **Typical Input Circuits**



# Absolute Maximum Ratings (Note 1)


at 25°C Free-Air Temperature and  $V_{SS} = 0V$ 

Output Voltage, V <sub>CE</sub>	(MIC5821)	50V	
	(MIC5822)	80V	
Output Voltage, VCE SUS	(MIC5821)(No	ote 3) 35V	
	(MIC5822)(No	ote 3) 50V	
Logic Supply Voltage, VDE	)	15V	
Input Voltage Range, V <sub>IN</sub>	-0	.3V to V <sub>DD</sub> + 0.3V	
$V_{DD} - V_{EE}$		25V	
Emitter Supply Voltage, V	EE	–20V	
Continuous Output Curren	it, I <sub>OUT</sub>	500mA	
Package Power Dissipatio	n, P <sub>D(Note 1)</sub>	1.67W	
Operating Temperature Ra	ange, T <sub>A</sub>	–55°C to +85°C	
Storage Temperature Ran	ige, T <sub>S</sub>	-65°C to +150°C	


- Note 1: Derate at the rate of 16.7mW/°C above  $T_A = 25$ °C.
- Note 2: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

Note 3: For inductive load applications.

Note 4: Specification for packaged product only.



#### **Typical Output Driver**



#### Maximum Allowable Duty Cycle (Plastic DIP)

Number of Outputs ON (I <sub>OUT</sub> = 200mA	Maximu	m Allowable D	uty Cycle at Am	nbient Temper	ature of
V <sub>DD</sub> = 12V)	25°C	40°C	50°C	60°C	70°C
8	73%	62%	55%	47%	40%
7	83%	71%	62%	54%	46%
6	97%	82%	72%	63%	53%
5	100%	98%	87%	75%	63%
4	100%	100%	100%	93%	79%
3	100%	100%	100%	100%	100%
2	100%	100%	100%	100%	100%
1	100%	100%	100%	100%	100%

# **Electrical Characteristics** (Note 4) at $T_A = 25^{\circ}C V_{DD} = 5V$ , $V_{EE} = V_{SS} = 0V$ (unless otherwise specified)

		Applicable			Limits	
Characteristic	Symbol	Devices	Test Conditions	Min.	Max.	Unit
Output Leakage Current	ICEX	MIC5821	$V_{OUT} = 50V$		50	μΑ
			$V_{OUT} = 50V, T_A = +70^{\circ}C$		100	]
		MIC5822	$V_{OUT} = 80V$		50	
			$V_{OUT} = 80V, T_{A} = +70^{\circ}C$		100	
Collector-Emitter	V <sub>CE(SAT)</sub>	Both	I <sub>OUT</sub> = 100mA		1.1	V
Saturation Voltage			I <sub>OUT</sub> = 200mA		1.3	
			I <sub>OUT</sub> = 350mA, V <sub>DD</sub> = 7.0V		1.6	
Input Voltage	V <sub>IN(0)</sub>	Both			0.8	V
	V <sub>IN(1)</sub>	Both	$V_{DD} = 12V$	10.5		
			V <sub>DD</sub> = 10V	8.5		
			$V_{DD} = 5.0 V$	3.5		
Input Resistance	R <sub>IN</sub>	Both	V <sub>DD</sub> = 12V	50		kΩ
			$V_{DD} = 10V$	50		
			$V_{DD} = 5.0 V$	50		
Supply Current	I <sub>DD(ON)</sub>	Both	One Driver ON, V <sub>DD</sub> = 12V		4.5	mA
			One Driver ON, V <sub>DD</sub> = 10V		3.9	
			One Driver ON, V <sub>DD</sub> = 5.0V		2.4	
			All Drivers ON, V <sub>DD</sub> = 12V		16	
			All Drivers ON, V <sub>DD</sub> = 10V		14	
			All Drivers ON, $V_{DD} = 5.0V$		8	
	IDD(OFF)	Both	All Drivers OFF, $V_{DD} = 5.0V$ , All Inputs = 0V		1.6	
			All Drivers OFF, V <sub>DD</sub> = 12V, All Inputs= 0V		2.9	

# **Electrical Characteristics** (Note 4) $T_A = -55^{\circ}C$ , $V_{DD} = 5V$ , $V_{SS} = V_{EE} = 0V$ (unless otherwise noted)

			Limits				
Characteristic	Symbol	Test Conditions	Min.	Max.	Unit		
Output Leakage Current	ICEX	V <sub>OUT</sub> = 80V		50	μA		
Collector-Emitter	V <sub>CE(SAT)</sub>	I <sub>OUT</sub> = 100mA		1.3	V		
Saturation Voltage		I <sub>OUT</sub> = 200mA		1.5	1		
		I <sub>OUT</sub> = 350mA, V <sub>DD</sub> = 7.0V		1.8	1		
Input Voltage	V <sub>IN0)</sub>			0.8	V		
	V <sub>IN(1)</sub>	V <sub>DD</sub> = 12V	10.5				
		V <sub>DD</sub> = 5.0V	3.5				
Input Resistance	RIN	V <sub>DD</sub> = 12V	35		kΩ		
		V <sub>DD</sub> = 10V	35				
		V <sub>DD</sub> = 5.0V	35				
Supply Current	I <sub>DD(ON)</sub>	One Driver ON, V <sub>DD</sub> = 12V		5.5	mA		
		One Driver ON, V <sub>DD</sub> = 10V		4.5			
		One Driver ON, V <sub>DD</sub> = 5.0V		3.0			
		All Drivers ON, V <sub>DD</sub> = 12V		16			
		All Drivers ON, V <sub>DD</sub> = 10V		14			
		All Drivers ON, V <sub>DD</sub> = 5.0V		10	1		
	I <sub>DD(OFF)</sub>	All Drivers OFF, V <sub>DD</sub> = 12V		3.5	1		
	(- /	All Drivers OFF, V <sub>DD</sub> = 5.0V		2.0	1		

				Limits	
Characteristic	Symbol	Test Conditions	Min.	Max.	Unit
Output Leakage Current	ICEX	$V_{OUT} = 80V$		500	μΑ
Collector-Emitter	V <sub>CE(SAT)</sub>	I <sub>OUT</sub> = 100mA		1.3	V
Saturation Voltage		I <sub>OUT</sub> = 200mA		1.5	]
		I <sub>OUT</sub> = 350mA, V <sub>DD</sub> = 7.0V		1.8	
Input Voltage	V <sub>IN(0)</sub>			0.8	V
	V <sub>IN(1)</sub>	V <sub>DD</sub> = 12V	10.5		1
		$V_{DD} = 5.0 V$	3.5		1
Input Resistance	R <sub>IN</sub>	V <sub>DD</sub> = 12V	50		kΩ
		V <sub>DD</sub> = 10V	50		1
		V <sub>DD</sub> = 5.0V	50		1
Supply Current	I <sub>DD(ON)</sub>	One Driver ON, V <sub>DD</sub> = 12V		4.5	mA
		One Driver ON, V <sub>DD</sub> = 10V		3.9	1
		One Driver ON, V <sub>DD</sub> = 5.0V		2.4	1
		All Drivers ON, V <sub>DD</sub> = 12V		16	1
		All Drivers ON, V <sub>DD</sub> = 10V		14	1
		All Drivers ON, V <sub>DD</sub> = 5.0V		8	1
	IDD(OFF)	All Drivers OFF, V <sub>DD</sub> = 12V		2.9	1
		All Drivers OFF, V <sub>DD</sub> = 5.0V		1.6	1


# MIC5821/5822 Mid Electrical Characteristics (Note 4) TA = +125°C, VDD = 5V, VSS = VEE = 0V (unless otherwise noted)

#### MIC5821/5822 Family Truth Table

Serial		Shi	ft Reg	jister Contents	Serial	Serial Latch Contents				Contents			Output Contents			
Data Input	Clock Input	I <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub> l <sub>8</sub>	Data Output	Strobe Input	I <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	I <sub>8</sub>	Output Enable	I <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>		I <sub>8</sub>
н		Н	R <sub>1</sub>	R <sub>2</sub> R <sub>7</sub>	R <sub>7</sub>											
L		L	R <sub>1</sub>	R <sub>2</sub> R <sub>7</sub>	R <sub>7</sub>	]										
Х		R <sub>1</sub>	R <sub>2</sub>	R <sub>3</sub> R <sub>8</sub>	R <sub>8</sub>	1										
		Х	Х	X X	Х	L	R <sub>1</sub>	R <sub>2</sub>	R <sub>3</sub>	R <sub>8</sub>	]					
		P <sub>1</sub>	$P_2$	P <sub>3</sub> P <sub>8</sub>	P <sub>8</sub>	Н	P <sub>1</sub>	$P_2$	P3	P <sub>8</sub>	L	P <sub>1</sub>	$P_2$	P <sub>3</sub>		P <sub>8</sub>
							Х	Х	Х	Х	Н	н	Н	Н		Н

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State

#### **Timing Diagram**



#### **Timing Conditions**

 $(T_A = +25^{\circ}C, \text{ Logic Levels are } V_{DD} \text{ and } V_{SS})$ 

#### $V_{DD} = 5.0V$

A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)	
B. Minimum Data Active Time After Clock Pulse (Data Hold Time)	
C. Minimum Data Pulse Width	
D. Minimum Clock Pulse Width	
E. Minimum Time Between Clock Activation and Strobe	
F. Minimum Strobe Pulse Width	
G. Typical Time Between Strobe Activation and Output Transition	500 ns


SERIAL DATA present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial entry.


When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

#### **Typical Applications**

#### MIC5822 Level Shifting Lamp Driver with Darlington Emitters Tied to a Negative Supply



#### **Package Information**



#### MICREL INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

This information furnished by Micrel in this data sheet is believed to be accurate and reliable. However no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 1998 Micrel Incorporated

# A5821

# **BiMOS II 8-Bit Serial Input Latched Driver**

<b>Discontinued Product</b>
These parts are no longer in production The device should not be purchased for new design applications. Samples are no longer availabl
Date of status change: October 31, 2005
Recommended Substitutions:
For new customers or new applications, refer to the <u>A6821</u> .

NOTE: For detailed information on purchasing options, contact your local Allegro field applications engineer or sales representative.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



# 5821



16 OUT 1 1 CLOCK CLK ( SERIAL 2 15 OUT<sub>2</sub> DATA IN LOGIC 14 OUT 3 3 REGISTER GROUND LATCHES LOGIC 13 OUT<sub>4</sub> 4 V<sub>DD</sub> SUPPLY SHIFT SERIAL 12 OUT<sub>5</sub> 5 DATA OUT 6 ST STROBE OUTPUT 10 OUT<sub>7</sub> 7 ŌE ENABLE POWER 9 OUT<sub>8</sub> 8 GROUND SUB Dwg. PP-026A

#### ABSOLUTE MAXIMUM RATINGS at 25°C Free-Air Temperature

Output Voltage, V <sub>OUT</sub> 50 V
Logic Supply Voltage, V <sub>DD</sub> 15 V
Input Voltage Range,
V <sub>IN</sub> 0.3 V to V <sub>DD</sub> + 0.3 V
Continuous Output Current,
I <sub>OUT</sub> <b>500 mA</b>
Package Power Dissipation, P <sub>D</sub>
Package Code 'A' 2.1 W
Package Code 'LW' 1.5 W
Operating Temperature Range,
T <sub>A</sub> 20°C to +85°C
Storage Temperature Range,
T <sub>S</sub> 55°C to +150°C
Caution: CMOS devices have input static protection

Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges. A merged combination of bipolar and MOS technology gives these devices an interface flexibility beyond the reach of standard logic buffers and power driver arrays. The UCN5821A and UCN5821LW each have an eight-bit CMOS shift register and CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sinking Darlington output drivers.

BiMOS II devices have much higher data-input rates than the original BiMOS circuits. With a 5 V logic supply, they will typically operate at better than 5 MHz. With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS and NMOS logic levels. TTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

The UCN5821A are furnished in a standard 16-pin plastic DIP; the UCN5821LW are in a 16-lead wide-body SOIC for surface-mount applications. The UCN5821A is also available for operation from -40°C to +85°C. To order, change the prefix from 'UCN' to 'UCQ'.


#### FEATURES

- To 3.3 MHz Data Input Rate
- CMOS, NMOS, TTL Compatible
- Internal Pull-Down Resistors
- Low-Power CMOS Logic & Latches
- High-Voltage Current-Sink Outputs
- Automotive Capable


Always order by complete part number, e.g., **UCN5821A**.



Note the DIP package and the SOIC package are electrically identical and share common terminal number assignments.








Number of Outputs ON (I <sub>OUT</sub> = 200 mA	UCN5821A Max. Allowable Duty Cycle at Ambient Temperature of								
V <sub>DD</sub> = 12 V)	25°C	40°C	50°C	60°C	70°C				
8	90%	79%	72%	65%	57%				
7	100%	90%	82%	74%	65%				
6	100%	100%	96%	86%	76%				
5	100%	100%	100%	100%	91%				
4	100%	100%	100%	100%	100%				
3	100%	100%	100%	100%	100%				
2	100%	100%	100%	100%	100%				
1	100%	100%	100%	100%	100%				

Number of Outputs ON (I <sub>OUT</sub> = 200 mA	UCN5821LW Max. Allowable Duty Cycle at Ambient Temperature of								
V <sub>DD</sub> = 12 V)	25°C	40°C	50°C	60°C	70°C				
8	67%	59%	54%	49%	43%				
7	77%	68%	62%	56%	49%				
6	90%	79%	72%	65%	57%				
5	100%	95%	86%	78%	68%				
4	100%	100%	100%	98%	86%				
3	100%	100%	100%	100%	100%				
2	100%	100%	100%	100%	100%				
1	100%	100%	100%	100%	100%				

115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1985, 2004 Allegro MicroSystems, Inc.

# ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = +25°C, V<sub>DD</sub> = 5 V (unless otherwise specified).

				Limits				
Characteristic	Symbol	Test Conditions	Min.	Max.	Units			
Output Leakage	I <sub>CEX</sub>	V <sub>OUT</sub> = 50 V	-	50	μA			
Current		V <sub>OUT</sub> = 50 V, T <sub>A</sub> = +70°C	—	100	μA			
Collector-Emitter	V <sub>CE(SAT)</sub>	l <sub>OUT</sub> = 100 mA	_	1.1	V			
Saturation Voltage		I <sub>OUT</sub> = 200 mA	-	1.3	V			
		I <sub>OUT</sub> = 350 mA, V <sub>DD</sub> = 7.0 V	_	1.6	V			
Input Voltage	V <sub>IN(0)</sub>		_	0.8	V			
	V <sub>IN(1)</sub>	V <sub>DD</sub> = 12 V	10.5	_	V			
		V <sub>DD</sub> = 5.0 V	3.5	_	V			
Input Resistance	r <sub>IN</sub>	V <sub>DD</sub> = 12 V	50	_	kΩ			
		V <sub>DD</sub> = 5.0 V	50	_	kΩ			
Supply Current	I <sub>DD(ON)</sub>	One Driver ON, V <sub>DD</sub> = 12 V	_	4.5	mA			
		One Driver ON, V <sub>DD</sub> = 10 V	_	3.9	mA			
		One Driver ON, V <sub>DD</sub> = 5.0 V	_	2.4	mA			
	I <sub>DD(OFF)</sub>	V <sub>DD</sub> = 5.0 V, All Drivers OFF, All Inputs = 0 V	_	1.6	mA			
		V <sub>DD</sub> = 12 V, All Drivers OFF, All Inputs = 0 V	_	2.9	mA			



#### TIMING CONDITIONS ( $V_{DD}$ = 5.0 V, $T_A$ = +25°C, Logic Levels are $V_{DD}$ and Ground)

Α.	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) <b>75 ns</b>	;
В.	Minimum Data Active Time After Clock Pulse	
	(Data Hold Time) <b>75 ns</b>	;
С.	Minimum Data Pulse Width	;
D.	Minimum Clock Pulse Width150 ns	;
Ε.	Minimum Time Between Clock Activation and Strobe 30 ns	;
F.	Minimum Strobe Pulse Width	;
G.	Typical Time Between Strobe Activation and	
	Output Transition	i

Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial data entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.


Serial Data	Clock	Shift Register Contents		Serial Data Strobe	Strobe	Latch Contents				Output	Output Contents					
	Input		l <sub>2</sub>	I <sub>3</sub>	 . I <sub>8</sub>	Output		I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>8</sub>	Output Enable	I <sub>1</sub>	l <sub>2</sub> l <sub>3</sub>		I <sub>8</sub>
Н	Г	Н	R <sub>1</sub>	$R_2$	 . R <sub>7</sub>	R <sub>7</sub>										
L	Ч	L	$R_1$	$R_2$	 . R <sub>7</sub>	R <sub>7</sub>										
Х	L	R <sub>1</sub>	$R_2$	$R_3$	 . R <sub>8</sub>	R <sub>8</sub>										
		Х	Х	Х	 . Х	Х	L	R <sub>1</sub>	$R_2$	$R_3$	R <sub>8</sub>					
		Р <sub>1</sub>	$P_2$	$P_3$	 . P <sub>8</sub>	P <sub>8</sub>	Н	Р <sub>1</sub>	P <sub>2</sub>	$P_3$	P <sub>8</sub>	L	P <sub>1</sub>	P <sub>2</sub> P <sub>3</sub>	;	P <sub>8</sub>
								Х	Х	Х	X	Н	Н	нн		Н

TRUTH TABLE

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State




115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000



UCN5821A Dimensions in Inches

NOTES: 1. Lead thickness is measured at seating plane or below.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Exact body and lead configuration at vendor's option within limits shown.



NOTES: 1. Lead spacing tolerance is non-cumulative.

2. Exact body and lead configuration at vendor's option within limits shown.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.