

# 8041A/8641A/8741A UNIVERSAL PERIPHERAL INTERFACE 8-BIT MICROCOMPUTER


- 8-Bit CPU plus ROM, RAM, I/O, Timer and Clock in a Single Package
- One 8-Bit Status and Two Data Registers for Asynchronous Slave-to-Master Interface
- DMA, Interrupt, or Polled Operation Supported
- 1024 × 8 ROM/EPROM, 64 × 8 RAM, 8-Bit Timer/Counter, 18 Programmable I/O Pins
- Fully Compatible with MCS-48<sup>TM</sup>, MCS-80<sup>TM</sup>, MCS-85<sup>TM</sup>, and MCS-86<sup>TM</sup> Microprocessor Families
- Interchangeable ROM and EPROM Versions
- 3.6 MHz 8741A-8 Available
- Expandable I/O
- RAM Power-Down Capability
- Over 90 Instructions: 70% Single Byte
- Single 5V Supply

The Intel® 8041A/8741A is a general purpose, programmable interface device designed for use with a variety of 8-bit microprocessor systems. It contains a low cost microcomputer with program memory, data memory, 8-bit CPU, I/O ports, timer/counter, and clock in a single 40-pin package. Interface registers are included to enable the UPI device to function as a peripheral controller in MCS-48<sup>TM</sup>, MCS-85<sup>TM</sup>, MCS-85<sup>TM</sup>, and other 8-bit systems.

The UPI-41A<sup>TM</sup> has 1K words of program memory and 64 words of data memory on-chip. To allow full user flexibility the program memory is available as ROM in the 8041A version or as UV-erasable EPROM in the 8741A version. The 8741A and the 8041A are fully pin compatible for easy transition from prototype to production level designs. The 8641A is a one-time programmable (at the factory) 8741A which can be ordered as the first 25 pieces of a new 8041A order. The substitution of 8641A's for 8041A's allows for very fast turnaround for initial code verification and evaluation results.


The device has two 8-bit, TTL compatible I/O ports and two test inputs. Individual port lines can function as either inputs or outputs under software control. I/O can be expanded with the 8243 device which is directly compatible and has 16 I/O lines. An 8-bit programmable timer/counter is included in the UPI device for generating timing sequences or counting external inputs. Additional UPI features include: single 5V supply, low power standby mode (in the 8041A), single-step mode for debug (in the 8741A), and dual working register banks.

Because it's a complete microcomputer, the UPI provides more flexibility for the designer than conventional LSI interface devices. It is designed to be an efficient controller as well as an arithmetic processor. Applications include keyboard scanning, printer control, display multiplexing and similar functions which involve interfacing peripheral devices to microprocessor systems.




# UPI-41A™ FEATURES AND ENHANCEMENTS

 Two Data Bus Buffers, one for input and one for output. This allows a much cleaner Master/Slave protocol.



2. 8 Bits of Status



ST<sub>4</sub>-ST<sub>7</sub> are user definable status bits. These bits are defined by the "MOV STS, A" single byte, single cycle instruction. Bits 4-7 of the accumulator are moved to bits 4-7 of the status register. Bits 0-3 of the status register are not affected.




 RD and WR are edge triggered. IBF, OBF, F<sub>1</sub> and INT change internally after the trailing edge of RD or WR.



 P<sub>24</sub> and P<sub>25</sub> are port pins or Buffer Flag pins which can be used to interrupt a master processor. These pins default to port pins on Reset.

If the "EN FLAGS" instruction has been executed,  $P_{24}$  becomes the OBF (Output Buffer Full) pin. A "1" written to  $P_{24}$  enables the OBF pin (the pin outputs the OBF Status Bit). A "0" written to  $P_{24}$  disables the OBF pin (the pin remains low). This pin can be used to indicate that valid data is available from the UPI-41A (in Output Data Bus Buffer).

If "EN FLAGS" has been executed,  $P_{25}$  becomes the  $\overline{\rm IBF}$  (Input Buffer Full) pin. A "1" written to  $P_{25}$  enables the  $\overline{\rm IBF}$  pin (the pin outputs the inverse of the IBF Status Bit). A "0" written to  $P_{25}$  disables the  $\overline{\rm IBF}$  pin (the pin remains low). This pin can be used to indicate that the UPI-41A is ready for data.




DATA BUS BUFFER INTERRUPT CAPABILITY



 P<sub>26</sub> and P<sub>27</sub> are port pins or DMA handshake pins for use with a DMA controller. These pins default to port pins on Reset.

If the "EN DMA" instruction has been executed,  $P_{26}$  becomes the DRQ (DMA ReQuest) pin. A "1" written to  $P_{26}$  causes a DMA request (DRQ is activated). DRQ is deactivated by DACK·RD, DACK·WR, or execution of the "EN DMA" instruction.

If "EN DMA" has been executed,  $P_{27}$  becomes the  $\overline{\text{DACK}}$  (DMA ACKnowledge) pin. This pin acts as a chip select input for the Data Bus Buffer registers during DMA transfers.



DMA HANDSHAKE CAPABILITY



## 8041A/8641A/8741A

Mnemonic	Description	Bytes	Cycles	Mnemonic	Description	Bytes	Cycles
CONTROL				CPL F0	Complement Flag 0	1	1
EN DMA	Enable DMA Handshake Lines	1	1	CLR F1	Clear F1 Flag	1	1
EN I	Enable IBF Interrupt	1	1	CPL F1	Complement F1 Flag	1	1
DIS I	Disable IBF Interrupt	1	1				
EN FLAGS	Enable Master Interrupts	1	1				
SEL RB0	Select register bank 0	1	1	BRANCH			
SEL RB1	Select register bank 1	1	1	JMP addr	Jump unconditional	2	2
NOP	No Operation	1	1	JMPP @A	Jump indirect	1	2
				DJNZ Rr, addr	Decrement register and jump	2	2
REGISTERS				JC addr	Jump on Carry = 1	2	2
INC Br	Increment register	1	1	JNC addr	Jump on Carry = 0	2	2
INC @ Rr	Increment data memory	1	1	JZ addr	Jump on A Zero	2	
DEC Rr	Decrement register	1	1	JNZ addr	Jump on A not Zero	2	2 2 2 2
				JT0 addr	Jump on T0 = 1	2	2
SUBROUTINE				JNT0 addr	Jump on T0 = 0	2	2
CALL addr	Jump to subroutine	2	2	JT1 addr	Jump on T1 = 1	2	
RET	Return	1	2 2	JNT1 addr	Jump on T1 = 0	2	2
RETR	Return and restore status	1	2	JF0 addr	Jump on F0 Flag = 1	2	2
				JF1 addr	Jump on F1 Flag = 1	2	
FLAGS				JTF addr	Jump on Timer Flag = 1, Clear Flag	2	2
CLR C	Clear Carry	1	1	JNIBF addr	Jump on IBF Flag = 0	2	2
CPL C	Complement Carry	1	1	JOBF addr	Jump on OBF Flag = 1	2	2
CLR F0	Clear Flag 0	1	1	JBb addr	Jump on Accumulator Bit	2	2

## **APPLICATIONS**




Figure 1. 8085A-8041A Interface




Figure 3. 8041A-8243 Keyboad Scanner

Figure 2. 8048-8041A Interface




Figure 4. 8041A Matrix Printer Interface

## D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0$  °C to 70 °C,  $V_{SS} = 0V$ , 8041A:  $V_{CC} = V_{DD} = +5V \pm 10$ %, 8741A:  $V_{CC} = V_{DD} = +5V \pm 5$ %

Symbol	Parameter	Min.	Max.	Unit	Test Con
VIL	Input Low Voltage (Except XTAL1, XTAL2, RESET)	- 0.5	0.8	٧	
V <sub>IL1</sub>	Input Low Voltage (XTAL1, XTAL2, RESET)	- 0.5	0.6	V	
VIH	Input High Voltage (Except XTAL1, XTAL2, RESET)	2.2	Vcc		Age of the
V <sub>IH1</sub>	Input High Voltage (XTAL1, XTAL2, RESET)	3.8	Vcc	V	
VoL	Output Low Voltage (D <sub>0</sub> -D <sub>7</sub> )		0.45	V	I <sub>OL</sub> = 2.0 mA
V <sub>OL1</sub>	Output Low Voltage (P <sub>10</sub> P <sub>17</sub> , P <sub>20</sub> P <sub>27</sub> , Sync)		0.45	V	I <sub>OL</sub> = 1.6 mA
V <sub>OL2</sub>	Output Low Voltage (Prog)	2.5	0.45	V	I <sub>OL</sub> = 1.0 mA
V <sub>OH</sub>	Output High Voltage (D <sub>0</sub> -D <sub>7</sub> )	2.4	mile I	V	$I_{OH} = -400  \mu$
V <sub>OH1</sub>	Output High Voltage (All Other Outputs)	2.4	100	V	$I_{OH} = -50  \mu A$
IIL	Input Leakage Current (T <sub>0</sub> , T <sub>1</sub> , RD, WR, CS, A <sub>0</sub> , EA)		± 10	μΑ	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤
loz	Output Leakage Current (D <sub>0</sub> -D <sub>7</sub> , High Z State)		± 10	μΑ	V <sub>SS</sub> + 0.45 ≤
lu	Low Input Load Current (P <sub>10</sub> P <sub>17</sub> , P <sub>20</sub> P <sub>27</sub> )	William)	0.5	mA	V <sub>IL</sub> = 0.8V
ILII	Low Input Load Current (RESET, SS)		0.2	mA	V <sub>IL</sub> = 0.8V
IDD	V <sub>DD</sub> Supply Current		15	mA	Typical = 5 r
I <sub>CC</sub> +I <sub>DD</sub>	Total Supply Current	1215	125	mA	Typical = 60

## A.C. CHARACTERISTICS


 $T_A = 0$  °C to 70 °C,  $V_{SS} = 0V$ , 8041A:  $V_{CC} = V_{DD} = +5V \pm 10\%$ , 8741A:  $V_{CC} = V_{DD} = +5V \pm 5\%$ DBB READ

Symbol	Parameter	Min.	Max.	Unit	Test Co
t <sub>AR</sub>	CS, A <sub>0</sub> Setup to RDI	0	WIFE	ns	-836.7
t <sub>RA</sub>	CS, A <sub>0</sub> Hold After RD1	0	THE LOCAL CONTRACTOR	ns	18235
t <sub>RR</sub>	RD Pulse Width	250	- 4-1-2	ns	
t <sub>AD</sub>	CS, A <sub>0</sub> to Data Out Delay	4	225	ns	C <sub>L</sub> = 15
t <sub>RD</sub>	RDI to Data Out Delay		225	ns	C <sub>L</sub> = 15
t <sub>DF</sub>	RDI to Data Float Delay	J. J. 1869:1	100	ns	- X & K
tcy	Cycle Time (Except 8741A-8)	2.5	15	μS	6.0 MH
tcy	Cycle Time (8741A-8)	4.17	15	μS	3.6 MH

## **DBB WRITE**


Symbol	Parameter	Min.	Max.	Unit	Test Co
t <sub>AW</sub>	CS, A <sub>0</sub> Setup to WRI	0	2110	ns	100
t <sub>WA</sub>	CS, A <sub>0</sub> Hold After WR1	0		ns	
t <sub>ww</sub>	WR Pulse Width	250	britis -	ns	34.8
t <sub>DW</sub>	Data Setup to WR1	150		ns	11.37
t <sub>WD</sub>	Data Hold After WR1	0		ns	3 1

## INPUT AND OUTPUT WAVEFORMS FOR A.C. TESTS




## WAVEFORMS


## 1. READ OPERATION—DATA BUS BUFFER REGISTER.



## 2. WRITE OPERATION—DATA BUS BUFFER REGISTER.



## TYPICAL 8041/8741A CURRENT




## A.C. CHARACTERISTICS—PORT 2

 $T_A = 0$  °C to 70 °C, 8041A:  $V_{CC} = +5V \pm 10\%$ , 8741A:  $V_{CC} = +5V \pm 5\%$ 

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
tcp	Port Control Setup Before Falling Edge of PROG	110		ns	
tpc	Port Control Hold After Falling Edge of PROG	100		ns	5 7
tpR	PROG to Time P2 Input Must Be Valid	E NO.	810	ns	
tpF	Input Data Hold Time	0	150	ns	
top	Output Data Setup Time	250		ns	24
tpD	Output Data Hold Time	65		ns	100
tpp	PROG Pulse Width	1200		ns	


## **PORT 2 TIMING**



## A.C. CHARACTERISTICS-DMA

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t <sub>ACC</sub>	DACK to WR or RD	0	de se	ns	and him set a set
t <sub>CAC</sub>	RD or WR to DACK	0		ns	3 11 250 41 30 1
t <sub>ACD</sub>	DACK to Data Valid	P. 1	225	ns	C <sub>L</sub> = 150 pF
t <sub>CRQ</sub>	RD or WR to DRQ Cleared	W	200	ns	9-1-05-27

## WAVEFORMS-DMA




## CRYSTAL OSCILLATOR MODE

# (INCLUDES XTAL, SOCKET, STRAY) 15-25 pF (INCLUDES SOCKET, STRAY) 15-25 pF (INCLUDES SOCKET, STRAY)


CRYSTAL SERIES RESISTANCE SHOULD BE <75Q AT 6 MHz; <180Q AT 3.6 MHz.

## DRIVING FROM EXTERNAL SOURCE



BOTH XTAL1 AND XTAL2 SHOULD BE DRIVEN. RESISTORS TO  $V_{CC}$  ARE NEEDED TO ENSURE  $V_{IH}=3.8V$  IF TTL CIRCUITRY IS USED.

## LC OSCILLATOR MODE



EACH C SHOULD BE APPROXIMATELY 20 pF, INCLUDING STRAY CAPACITANCE.

# PROGRAMMING, VERIFYING, AND ERASING THE 8741A EPROM

## Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock Input (1 to 6MHz)
Reset	Initialization and Address Latching
Test 0	Selection of Program or Verify Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input Data Output During Verify
P20-1	Address Input
V <sub>DD</sub>	Programming Power Supply
PROG	Program Pulse Input

## WARNING:

An attempt to program a missocketed 8741A will result in severe damage to the part. An indication of a properly socketed part is the appearance of the SYNC clock output. The lack of this clock may be used to disable the programmer.

## The Program/Verify sequence is:

- A<sub>0</sub> = 0V, CS = 5V, EA = 5V, RESET = 0V, TEST0 = 5V, V<sub>DD</sub> = 5V, clock applied or internal oscillator operating, BUS and PROG floating.
- 2. Insert 8741A in programming socket
- 3. TEST 0 = 0v (select program mode)
- 4. EA = 23V (activate program mode)
- Address applied to BUS and P20-1
- 6. RESET = 5v (latch address)
- 7. Data applied to BUS
- 8. V<sub>DD</sub> = 25v (programming power)
- 9. PROG = 0v followed by one 50ms pulse to 23V
- 10. V<sub>DD</sub> = 5v
- 11. TEST 0 = 5v (verify mode)
- 12. Read and verify data on BUS
- 13. TEST 0 = 0v
- 14. RESET = 0v and repeat from step 5
- Programmer should be at conditions of step 1 when 8741A is removed from socket.

## 8041A/8641A/8741A

## 8741A Erasure Characteristics

The erasure characteristics of the 8741A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8741A in approximately 3 years while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 8741A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which

should be placed over the 8741A window to prevent unintentional erasure.

The recommended erasure procedure for the 8741A is exposure to shortwave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15 w-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000  $\mu\text{W/cm}^2$  power rating. The 8741A should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

## A.C. TIMING SPECIFICATION FOR PROGRAMMING

 $T_A = 25$  °C  $\pm 5$  °C,  $V_{CC} = 5V \pm 5$ %,  $V_{DD} = 25V \pm 1V$ 

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
taw	Address Setup Time to RESET 1	4tCy			
twa	Address Hold Time After RESET 1	4tcy			
tow	Data in Setup Time to PROG 1	4tcy			
two	Data in Hold Time After PROG I	4tcy			
tрн	RESET Hold Time to Verify	4tcy			
tvppw	V <sub>DD</sub> Setup Time to PROG 1	4tcy			
tvooh	V <sub>DD</sub> Hold Time After PROG I	0			
tpw	Program Pulse Width	50	60	mS	
trw	Test 0 Setup Time for Program Mode	4tcy			
twr	Test 0 Hold Time After Program Mode	4tCy			
tpo	Test 0 to Data Out Delay		4tcy		
tww	RESET Pulse Width to Latch Address	4tCy			VOINT END TO
tr, tf	V <sub>DD</sub> and PROG Rise and Fall Times	0.5	2.0	μS	
tcy	CPU Operation Cycle Time	5.0		μS	
tre	RESET Setup Time Before EA 1.	4tCy			

Note: If TEST 0 is high, t<sub>DO</sub> can be triggered by RESET 1.

## D.C. SPECIFICATION FOR PROGRAMMING


 $T_A = 25$ °C  $\pm 5$ °C,  $V_{CC} = 5V \pm 5\%$ ,  $V_{DD} = 25V \pm 1V$ 

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
VDOH	V <sub>DD</sub> Program Voltage High Level	24.0	26.0	V	
VDDL	V <sub>DD</sub> Voltage Low Level	4.75	5.25	V	- Cy = −∞ +
VPH	PROG Program Voltage High Level	21.5	24.5	V	
VPL	PROG Voltage Low Level		0.2	V	
VEAH	EA Program or Verify Voltage High Level	21.5	24.5	V	
VEAL	EA Voltage Low Level		5.25	V	- N
IDD	V <sub>DD</sub> High Voltage Supply Current	2 9	30.0	mA	
IPROG	PROG High Voltage Supply Current	1 - 24T	16.0	mA	
IEA	EA High Voltage Supply Current		1.0	mA	1 1 1 1


## 8041A/8641A/8741A

## **WAVEFORMS FOR PROGRAMMING**

COMBINATION PROGRAM/VERIFY MODE (EPROM'S ONLY)



## VERIFY MODE (ROM/EPROM)



- NOTES:

  1. PROG MUST FLOAT IF EA IS LOW (I.e., ≠23V), OR IF T0 = 5V FOR THE 8741A. FOR THE 8041A PROG MUST ALWAYS FLOAT.

  2. XTAL1 AND XTAL 2 DRIVEN BY 3.6 MHz CLOCK WILL GIVE 4.17 µsec t<sub>CY</sub>. THIS IS ACCEPTABLE FOR 8741A-8 PARTS AS WELL AS STANDARD PARTS.

  3. AO MUST BE HELD LOW (I.e., = 0V) DURING PROGRAM/VERIFY MODES.