# 27128A 128K (16K x 8) PRODUCTION AND UV ERASABLE PROMS

- Fast 150 nsec Access Time — HMOS\* II-E Technology
- Low Power
  - 100 mA Maximum Active
  - 40 mA Maximum Standby
- inteligent Identifier™ Mode
  - Automated Programming Operations
- New Quick-Pulse Programming™ Algorithm
  - Used on Plastic DIP
  - int<sub>e</sub>ligent Programming™ Algorithm Compatible
- **■** ± 10% V<sub>CC</sub> Tolerance Available
- Available in 28-Pin Cerdip and Plastic Packages (See Packaging Spec, Order #231369)

The Intel 27128A is a 5V only, 131,072-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 27128A is fabricated with Intel's HMOSII-E technology which significantly reduces die size

and greatly improves the device's performance, reliability and manufacturability.

The 27128A is currently available in two different package types. CERDIR packages provide flexibility in

The 27128A is currently available in two different package types. CERDIP packages provide flexibility in prototyping and R&D environments where reprogrammability is required. Plastic DIP EPROMs provide optimum cost effectiveness in production environments.

Intel's new Quick-Pulse Programming Algorithm enables these Plastic EPROMs to be programmed within two seconds. Programming equipment that takes advantage of this innovation will electronically identify the EPROM with the help of the int<sub>e</sub>ligent Identifier and rapidly program it using a superior programming method. The int<sub>e</sub>ligent Programming Algorithm may be utilized in the absence of such equipment and is used to program CERDIP devices.

The 27128A is available in fast access times including 150 ns (27128A-1). This ensures compatibility with high-performance microprocessors, such as Intel's 8 MHz 80186 allowing full speed operation without the addition of WAIT states. The 27128A is also directly compatible with the 12 MHz 8051 family.

\*HMOS is a patented process of Intel Corporation.





Figure 1. Block Diagram

## **Pin Names**

A <sub>0</sub> -A <sub>13</sub>	ADDRESSES
CE	CHIP ENABLE
ŌĒ	OUTPUT ENABLE
00-07	OUTPUTS
PGM	PROGRAM
N.C.	NO INTERNAL CONNECT

27512 27C512	27256 27C256	2764A 27C64 87C64	2732A	2716
A <sub>15</sub>	Vpp	Vpp	- 1	1.18
A12	A12	A12		
A <sub>7</sub>	A7	A7	A <sub>7</sub>	A <sub>7</sub>
A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub>
A <sub>5</sub>	A <sub>5</sub>	A <sub>5</sub>	A <sub>5</sub>	A <sub>5</sub>
A	A <sub>4</sub>	A <sub>4</sub>	A <sub>4</sub>	A <sub>4</sub>
A <sub>3</sub>	A <sub>3</sub>	A <sub>3</sub>	A <sub>3</sub>	A <sub>3</sub>
A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>
A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>
Ao	Ao	A <sub>0</sub>	- Ao	A <sub>0</sub>
00	00	00	00	00
01	0,	01	01	0,
02	02	02	02	02
GND	GND	GND	GND	GND



2716	2732A	2764A 27C64 87C64	27256 27C256	27512 27C512
		Vcc	Vcc	Vcc
	Constant	PGM	A14	A14
VCC	Vcc	N.C.	A <sub>13</sub>	A13
A <sub>8</sub>	A <sub>8</sub>	A <sub>8</sub>	Ae	A <sub>8</sub>
Ag	Ag	Ag	Ag	Ag
Vpp	A <sub>11</sub>	A11	A11	A11
OE	OE/V <sub>PP</sub>	ŌĒ	ŌĒ	OE/Vpp
A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>	A10
CE	CE	ALE/CE	ALE/CE	CE
07	07	07	07	07
06	06	06	06	06
05	05	05	05	05
04	04	04	04	04
03	03	03	03	03

NOTE: Intel "Universal Site"—Compatible EPROM Pin Configurations are Shown in the Blocks Adjacent to the 27128A Pins

Figure 2. Cerdip(D)/Plastic(P) DIP Pin Configurations

# EXTENDED TEMPERATURE (EXPRESS) EPROMS

The Intel EXPRESS EPROM family is a series of electrically programmable read only memories which have received additional processing to enhance product characteristics. EXPRESS processing is available for several densities of EPROM, allowing the choice of appropriate memory size to match system applications. EXPRESS EPROM products are

available with 168 ±8 hour, 125°C dynamic burn-in using Intel's standard bias configuration. This process exceeds or meets most industry specifications of burn-in. The standard EXPRESS EPROM operating temperature range is 0°C to 70°C. Extended operating temperature range (-40°C to +85°C) EXPRESS products are available. Like all Intel EPROMs, the EXPRESS EPROM family is inspected to 0.1% electrical AQL. This may allow the user to reduce or eliminate incoming inspection testing.

# **EXPRESS EPROM PRODUCT FAMILY**

### PRODUCT DEFINITIONS

Туре	Operating Temperature	Burn-in 125°C (hr)
a	0°C to +70°C	168 ±8
Т	-40°C to +85°C	None
L	-40°C to +85°C	168 ±8

## **EXPRESS OPTIONS**

## 27128A Versions

Packaging Op	otions
Speed Versions	Cerdip
-20	T, L, Q

## **READ OPERATION**


## D.C. CHARACTERISTICS

Electrical Parameters of Express EPROM Products are identical to standard EPROM parameters except for:

Symbol	Parameter	TD27128A	LD27128A	Test Conditions	
Cyllindo.	Parameter	Min	Max	Test Conditions	
I <sub>SB</sub>	V <sub>CC</sub> Standby Current (mA)		50	CE = VIH, OE = VIL	
lcc1 <sup>(1)</sup>	V <sub>CC</sub> Active Current (mA)		125	OE = CE = VIL	
	V <sub>CC</sub> Active Current at High Temperature (mA)		100	OE = CE = V <sub>IL</sub> , V <sub>PP</sub> = V <sub>CC</sub> T <sub>Ambient</sub> = 85°C	

### NOTE

1. The maximum current value is with Outputs Oo to O7 unloaded.



**Burn-In Bias and Timing Diagrams** 

# **ABSOLUTE MAXIMUM RATINGS\***

Operating Temperature During Read	0°C to +70°C
Temperature Under Bias 10	0°C to +80°C
Storage Temperature65°	°C to + 125°C
All Input or Output Voltages with Respect to Ground 0.6	6V to +6.25V
Voltage on A <sub>9</sub> with Respect to Ground − 0.0	6V to + 13.5V
V <sub>PP</sub> Supply Voltage with Respect to Ground During Programming 0	0.6V to +14V
V <sub>CC</sub> Supply Voltage with Respect to Ground0	0.6V to +7.0V

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **READ OPERATION**

# D.C. CHARACTERISTICS $0^{\circ}C \le T_A \le +70^{\circ}C$

Symbol	Parameter	1	Conditions			
	rarameter	Min	Typ(3)	Max	Units	Conditions
lu	Input Load Current			10	μΑ	V <sub>IN</sub> =0V to V <sub>CC</sub>
lo	Output Leakage Current			10	μΑ	V <sub>OUT</sub> = 0V to V <sub>CC</sub>
I <sub>PP1</sub> (2)	V <sub>PP</sub> Current Read			5	mA	V <sub>PP</sub> = 5.5V
I <sub>SB</sub>	V <sub>CC</sub> Current Standby			40	mA	CE = V <sub>IH</sub>
I <sub>CC1</sub> <sup>(2)</sup>	V <sub>CC</sub> Current Active			100	mA	CE = OE = V <sub>IL</sub>
V <sub>IL</sub>	Input Low Voltage	-0.1		+0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0		V <sub>CC</sub> +1	٧	
VOL	Output Low Voltage	į.		0.45	٧	I <sub>OL</sub> = 2.1 mA
V <sub>OH</sub>	Output High Voltage	2.4		100	٧	$I_{OH} = -400  \mu A$
V <sub>PP</sub> (2)	V <sub>PP</sub> Read Voltage	3.8		Vcc	٧	V <sub>CC</sub> =5.0V±0.25

# A.C. CHARACTERISTICS 0°C S TA S +70°C

Versions <sup>(5)</sup>	V <sub>CC</sub> ± 5%	27128A-1		27128A-2 P27128A-2 27128A-20		27128A P27128A 27128A-25		Unit
	V <sub>CC</sub> ± 10%							
Symbol	Characteristics	Min	Max	Min	Max	Min	Max	
tacc	Address to Output Delay		150		200		250	ns
tce	CE to Output Delay		150		200		250	ns
t <sub>OE</sub>	OE to Output Delay	N. C.	65	Ul	75		100	ns
t <sub>DF</sub> (4)	OE High to Output Float	0	55	0	55	0	60	ns
t <sub>OH</sub> (4)	Output Hold from Addresses CE or OE Whichever Occurred First	0		0		0		ns

## NOTES:

5. Packaging options: No prefix = Cerdip; Plastic DIP = P.

<sup>1.</sup> V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

2. V<sub>PP</sub> may be connected directly to V<sub>CC</sub> except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP1</sub>. The maximum current value is with Outputs O<sub>0</sub> to O<sub>7</sub> unloaded.


3. Trained values are for T<sub>CC</sub> = 25°C and applied supply current.

<sup>3.</sup> Typical values are for  $T_A = 25^{\circ}$ C and nominal supply voltages. 4. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven-see timing diagram.

# CAPACITANCE(2) TA = 25°C, f = 1MHz


Symbol	Parameter	Typ(1)	Max	Unit	Conditions
CIN	Input Capacitance	4	6	pF	$V_{IN} = 0V$
Cour	Output Capacitance	8	12	pF	V <sub>OUT</sub> = 0V

# A.C. TESTING INPUT/OUTPUT WAVEFORM




A.C. testing inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0". Timing measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0."

## A.C. TESTING LOAD CIRCUIT



# A.C. WAVEFORMS



- Typical values are for T<sub>A</sub> = 25°C and nominal supply voltages.
   This parameter is only sampled and is not 100% tested.
   OE may be delayed up to t<sub>CE</sub>—t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.

## **DEVICE OPERATION**

The modes of operation of the 27128A are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and 12V on  $A_9$  for intelligent Identifier.

Table 1. Modes Selection

-011	Pins	CE	ŌĒ	PGM	10.74	7.4			
Mode		CE	OE	PGM	A <sub>9</sub>	A <sub>0</sub>	V <sub>PP</sub>	Vcc	Outputs
Read		VIL	VIL	VIH	χ(1)	X	V <sub>CC</sub>	5.0V	D <sub>OUT</sub>
Output Disa	able	VIL	VIH	V <sub>IH</sub>	X	X	Vcc	5.0V	High Z
Standby	des and _ T at	VIH	X	X	X	×	Vcc	5.0V	High Z
Programmi	ng	VIL	V <sub>IH</sub>	VIL	X	X	(Note 4)	(Note 4)	D <sub>IN</sub>
Program V	erify	VIL	V <sub>IL</sub>	V <sub>IH</sub>	Х	X	(Note 4)	(Note 4)	D <sub>OUT</sub>
Program In	hibit	VIH	X	X	Х	Х	(Note 4)	(Note 4)	High Z
inteligent	Manufacturer(3)	VIL	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>H</sub> (2)	V <sub>IL</sub>	V <sub>CC</sub>	5.0V	89 H(5) 88 H(5)
Identifier	Device(3)	VIL	VIL	V <sub>IH</sub> .	V <sub>H</sub> (2)	ViH	Vcc	5.0V	89 H

### NOTES:

- 1. X can be VIL or VIH
- 2. V<sub>H</sub> = 12.0V ±0.5V
- 3.  $A_1 A_8$ ,  $A_{10} A_{12} = V_{IL}$
- 4. See Table 2 for VCC and Vpp voltages.
- 5. The manufacturer's Identifier reads 89H for Cerdip EPROMs: 88H for Plastic EPROMs.

## **Read Mode**

The 27128A has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data from the output pins, independent of device selection. Assuming that addresses are stable, the address access time (tacc) is equal to the delay from  $\overline{\text{CE}}$  to output (tac). Data is available at the outputs after a delay of toe from the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE}}$  has been low and addresses have been stable for at least tacc-toe.

## Standby Mode

EPROMs can be placed in standby mode which reduces the maximum current of the device by applying a TTL-high signal to the  $\overline{CE}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{OE}$  input.

## Two Line Output Control

Because EPROMs are usually used in larger memory arrays, Intel has provided 2 control lines which accommodate this multiple memory connection. The two control lines allow for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur

To use these two control lines most efficiently,  $\overline{\text{CE}}$  should be decoded and used as the primary device selecting function, while  $\overline{\text{OE}}$  should be made a common connection to all devices in the array and connected to the  $\overline{\text{READ}}$  line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are active only when data is desired from a particular memory device.

### SYSTEM CONSIDERATIONS

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system designer—the standby current level. the active current level, and the transient current peaks that are produced by the falling and rising edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with Intel's Two-Line Control, and by properly selected decoupling capacitors. It is recommended that a 0.1 µF ceramic capacitor be used on every device between V<sub>CC</sub> and GND. This should be a high frequency capacitor for low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 µF bulk electrolytic capacitor should be used between V<sub>CC</sub> and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage droop caused by the inductive effect of PC board-traces.

## PROGRAMMING MODES

Caution: Exceeding 14V on V<sub>PP</sub> will permanently damage the device.

Initially, and after each erasure, all bits of the EPROM are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure (Cerdip EPROMs).

The device is in the programming mode when V<sub>PP</sub> is raised to its programming voltage (See Table 2) and  $\overline{\text{CE}}$  and  $\overline{\text{PGM}}$  are both at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

## **Program Inhibit**

Programming of multiple EPROMS in parallel with different data is easily accomplished by using the Program Inhibit mode. A high-level  $\overline{CE}$  or  $\overline{PGM}$  input inhibits the other devices from being programmed.

Except for  $\overline{\text{CE}}$ , all like inputs (including  $\overline{\text{OE}}$ ) of the parallel EPROMs may be common. A TTL low-level pulse applied to the  $\overline{\text{PGM}}$  input with  $V_{PP}$  at its programming voltage and  $\overline{\text{CE}}$  at TTL-Low will program the selected device.

# **Program Verify**

A verify should be performed on the programmed bits to determine that they have been correctly programmed. The verify is performed with  $\overline{OE}$  at  $V_{IL}$ ,  $\overline{CE}$  at  $V_{IL}$ ,  $\overline{PGM}$  at  $V_{IH}$  and  $V_{PP}$  and  $V_{CC}$  at their programming voltages.

## inteligent Identifier™ Mode

The int<sub>e</sub>ligent Identifier Mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C  $\pm5^{\circ}\text{C}$  am-

bient temperature range that is required when programming the device.

To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the EPROM. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from  $\rm V_{IL}$  to  $\rm V_{IH}$ . All other address lines must be held at  $\rm V_{IL}$  during the intelligent Identifier Mode.

Byte 0 (A0 =  $V_{IL}$ ) represents the manufacturer code and byte 1 (A0 =  $V_{IH}$ ) the device identifier code. These two identifier bytes are given in Table 1.

# ERASURE CHARACTERISTICS (FOR CERDIP EPROMS)

The erasure characteristics are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data shows that constant exposure to room level fluorescent lighting could erase the EPROM in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the device is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity  $\times$  exposure time) for erasure should be a minimum of 15 Wsec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000  $\mu\text{W/cm}^2$  power rating. The EPROM should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose an EPROM can be exposed to without damage is 7258 Wsec/cm² (1 week @ 12000  $\mu\text{W/cm}^2$ ). Exposure of the device to high intensity UV light for longer periods may cause permanent damage.




Figure 4. Quick-Pulse Programming™ Algorithm

# Quick-Pulse Programming™ Algorithm (For Plastic EPROMs)

Intel's Plastic EPROMs can now be programmed using the Quick-Pulse Programming Algorithm, developed by Intel to substantially reduce the throughput time in the production programming environment. This algorithm allows Plastic devices to be programmed in under two seconds, almost a hundred fold improvement over previous algorithms. Actual programming time is a function of the PROM programmer being used.

The Quick-Pulse Programming Algorithm uses initial pulses of 100 microseconds followed by a byte verification to determine when the address byte has

been successfully programmed. Up to 25 100  $\mu$ s pulses per byte are provided before a failure is recognized. A flow chart of the Quick-Pulse Programming Algorithm is shown in Figure 4.

For the Quick-Pulse Programming Algorithm, the entire sequence of programming pulses and byte verifications is performed at  $V_{CC}=6.25V$  and  $V_{PP}$  at 12.75V. When programming of the EPROM has been completed, all bytes should be compared to the original data with  $V_{CC}=V_{PP}=5.0V$ .

In addition to the Quick-Pulse Programming Algorithm, Plastic EPROMs are also compatible with Intel's inteligent Programming Algorithm.




Figure 5. Inteligent Programming™ Flowchart

## inteligent Programming™ Algorithm

The int<sub>e</sub>ligent Programming Algorithm, a standard in the industry for the past few years, is required for all of Intels 12.5V V<sub>PP</sub> Cerdip EPROMs. Plastic EPROMs may also be programmed using this method. A flow-chart of the int<sub>e</sub>ligent Programming Algorithm is shown in Figure 5.

The inteligent Programming Algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial pulse(s) is one millisecond,

which will then be followed by a larger overprogram pulse of length 3X msec. X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular location, before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the overprogram pulse is applied.

The entire sequence of program pulses and byte verifications is performed at  $V_{CC}=6.0V$  and  $V_{PP}=12.5V$ . When the int<sub>e</sub>ligent Programming cycle has been completed, all bytes should be compared to the original data with  $V_{CC}=V_{PP}=5.0V$ .

# D.C. PROGRAMMING CHARACTERISTICS $T_A = 25^{\circ}C \pm 5^{\circ}C$

	_		Limits	Test Conditions			
Symbol	Parameter	Min	Max	Unit	(Note 1)		
lu	Input Current (All Inputs)		10	μΑ	$V_{IN} = V_{IL} \text{ or } V_{IH}$		
VIL	Input Low Level (All Inputs)	-0.1	0.8	٧			
VIH	Input High Level	2.0	V <sub>CC</sub> +1	٧			
V <sub>OL</sub>	Output Low Voltage During Verify		0.45	٧	I <sub>OL</sub> = 2.1 mA		
V <sub>OH</sub>	Output High Voltage During Verify	2.4	the second	٧	$I_{OH} = -400 \mu A$		
ICC2 <sup>(4)</sup>	V <sub>CC</sub> Supply Current (Program & Verify)	1.0	100	mΑ			
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current (Program)		50	mA	CE = VIL		
V <sub>ID</sub>	A <sub>9</sub> int <sub>e</sub> ligent Identifier Voltage	11.5	12.5	٧			
V <sub>PP</sub>	inteligent Programming Algorithm	12.0	13.0	V	$\overline{CE} = \overline{PGM} = V_{II}$		
	Quick-Pulse Programming Algorithm	12.5	13.0	V	$\overline{CE} = \overline{PGM} = V_{II}$		
V <sub>CC</sub>	inteligent Programming Algorithm	5.75	6.25	V			
	Quick-Pulse Programming Algorithm	6.0	6.5	V			

# A.C. PROGRAMMING CHARACTERISTICS

T<sub>A</sub> = 25°C ±5°C (See Table 2 for V<sub>CC</sub> and V<sub>PP</sub> voltages.)

Symbol	Parameter	Limits				Conditions*
		Min	Тур	Max	Unit	(Note 1)
tas	Address Setup Time	2			μs	4
toes	OE Setup Time	2			μs	
t <sub>DS</sub>	Data Setup Time	2			μs	
t <sub>AH</sub>	Address Hold Time	0			μs	
t <sub>DH</sub>	Data Hold Time	2			μs	
t <sub>DFP</sub>	OE High to Output Float Delay	0		130	ns	(Note 3)
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time	2			μs	
tvcs	V <sub>CC</sub> Setup Time	2			μs	
tCES	CE Setup Time	2			μs	
t <sub>PW</sub>	PGM Initial Program Pulse Width	0.95	1.0	1.05	ms	inteligent Programming
		95	100	105	μs	Quick-Pulse Programming
topw	PGM Overprogram Pulse Width	2.85		78.75	ms	(Note 2)
toe	Data Valid from OE			150	ns	

# \*A.C. CONDITIONS OF TEST


Input Rise and Fall Times (10% to 90%)	20 ns
Input Pulse Levels 0.45V	to 2.4V
Input Timing Reference Level0.8V a	and 2.0V
Output Timing Reference Level 0.8V a	and 2.0V

## NOTES:

- 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

  2. The length of the overprogram pulse (inteligent Program-
- The length of the overprogram pulse (int<sub>e</sub>ligent Programming Algorithm only) may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value X.
- 3. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.
- 4. The maximum current value is with outputs  $O_0$ - $O_7$  unloaded.

# **PROGRAMMING WAVEFORMS**



## NOTES:

- 1. The Input Timing Reference Level is 0.8V for V<sub>IL</sub> and 2V for a V<sub>IH</sub>.

  2. t<sub>OE</sub> and t<sub>DFP</sub> are characteristics of the device but must be accommodated by the programmer.

  3. When programming the 27128A, a 0.1 µF capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients which can damage the device.
- 4. 12.75V Vpp & 6.25V V<sub>CC</sub> for Quick-Pulse Programming Algorithm; 12.5V V<sub>PP</sub> & 6.0V V<sub>CC</sub> for int<sub>e</sub>ligent Programming Algorithm.

## **REVISION HISTORY**

Number	Description				
08	Revised Pin Configuration. Revised Express options.  Deleted -3 and -30 speed bins. Added -1 speed bin.  D.C. Characteristics — I <sub>LI</sub> Conditions are V <sub>IN</sub> = <b>0V to V</b> <sub>CC</sub> .  D.C. Characteristics — I <sub>LO</sub> Conditions are V <sub>IN</sub> = <b>0V to V</b> <sub>CC</sub> .				