# 2147H HIGH SPEED 4096 x 1 BIT STATIC RAM

	2147H-1	2147H-2	2147H-3	2147H
Max. Access Time (ns)	35	45	55	70
Max. Active Current (mA)	180	180	180	160
Max. Standby Current (mA)	30	30	30	20

- Pinout, Function, and Power Compatible to Industry Standard 2147
- HMOS\* III Technology
- Completely Static Memory—No Clock or Timing Strobe Required
- **Equal Access and Cycle Times**
- Single +5V Supply
- 0.8-2.0V Output Timing Reference Levels


- Direct Performance Upgrade for 2147
- Automatic Power-Down
- High Density 18-Pin Package
- Available in EXPRESS
  - Standard Temperature Range
  - Extended Temperature Range
- Separate Data Input and Output
- High Reliability Plastic or Cerdip
- **■** Three-State Output

The Intel 2147H is a 4096-bit static Random Access Memory organized as 4096 words by 1-bit using HMOS III, an ultra high-performance MOS technology. It uses a uniquely innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation associated with clocked static memories. To the user this means low standby power dissipation without the need for clocks, address setup and hold times, nor reduced data rates due to cycle times that are longer than access times.

CS controls the power-down feature. In less than a cycle time after CS goes high—deselecting the 2147H—the part automatically reduces its power requirements and remains in this low power standby mode as long as CS remains high. This device feature results in system power savings as great as 85% in larger systems, where the majority of devices are deselected.

The 2147H is assembled in an 18-pin package configured with the industry standard 2147 pinout. It is directly TTL compatible in all respects: inputs, output, and a single +5V supply. The data is read out nondestructively and has the same polarity as the input data. A data input and a separate three-state output are used.

\*HMOS is a patent process of Intel.



## ABSOLUTE MAXIMUM RATINGS\*

Temperature Under Bias 10°C	to 85°C
Storage Temperature65°C to	
Voltage on Any Pin with Respect to Ground3.5V	/ to + 7V
Power Dissipation	1.2W
D.C. Output Current	20 mA

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### D.C. AND OPERATING CHARACTERISTICS(1)

 $T_A = 0$ °C to 70°C,  $V_{CC} = +5V \pm 10$ %, unless otherwise noted

Symbol	Parameter	2147H-1, 2, 3			2147H			Unit	Test Conditions		
Oyboi	raiameter	Min	Тур	Max	Min	Typ(2)	Max		Tost Conditions		
ILI	Input Load Current (All Input Pins)		0.01	1.0		0.01	1.0	μΑ	$V_{CC} = Max.,$ $V_{IN} = GND \text{ to } V_{CC}$		
ILO	Output Leakage Current	- 188-	0.1	10		0.1	10	μΑ	$\overline{\text{CS}} = \text{V}_{\text{IH}}, \text{V}_{\text{CC}} = 5.5\text{V}$ $\text{V}_{\text{OUT}} = \text{GND to 4.5V}$		
Icc	Operating Current		120	170	57	100	150	mA	T <sub>A</sub> = 25°C	V <sub>CC</sub> = Max.,	
				180			160	mA	T <sub>A</sub> = 0°C	CS = V <sub>IL</sub> , Outputs Open	
I <sub>SB</sub>	Standby Current		18	30		12	20	mA	$V_{CC} = Min. to Max.$ $\overline{CS} = V_{IH}$		
I <sub>PO</sub> (3)	Peak Power-On Current		35	70		25	50	mA	$V_{CC} = GND \text{ to } V_{CC} \text{ Min.,}$ $\overline{CS} = \text{Lower of } V_{CC}$ or $V_{IH} \text{ Min.}$		
V <sub>IL</sub>	Input Low Voltage	-3.0		0.8	-3.0		0.8	٧			
VIH	Input High Voltage	2.0		6.0	2.0		6.0	٧			
VOL	Output Low Voltage	16) 250	. Sugar	0.4	100		0.4	٧	$I_{OL} = 8 \text{ mA}$		
V <sub>OH</sub>	Output High Voltage	2.4			2.4			V	$I_{OH} = -4.0 \text{ mA}$		

1. The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute. Typical thermal resistance values of the package at maximum temperatures are:

For Plastic:  $\theta_{JA}$ (@ 400 fp<sub>M</sub> Air Flow) = 50°c/w For CERDIP:  $\theta_{JA}$ (@400 fp<sub>M</sub> Air Flow) = 40°c/w  $\theta_{JA}$ (Still Air) = 80°c/w  $\theta_{JA}$ (Still Air) = 70°c/w

 $\theta_{\rm JC}=30^{\circ}{\rm c/w}$   $\theta_{\rm JC}=25^{\circ}{\rm c/w}$ 2. Typical limits are at V<sub>CC</sub> = 5V, T<sub>A</sub> = +25°C, and specified loading. 3. A pull-up resistor to V<sub>CC</sub> on the CS input is required to keep the device deselected; otherwise, power-on current approaches I<sub>CC</sub> active.

#### A.C. TEST CONDITIONS

Input Pulse Levels GND to 3.0V
Input Rise and Fall Times 5 ns
Input Timing Reference Levels
Output Timing Reference Level (2147H-1) 1.5V
Output Timing Reference Levels (2147H, H-2, H-3)
Output Load See Figure 1

### CAPACITANCE(4) TA = 25°C, f = 1.0 MHz

Symbol	Parameter	Max	Unit	Conditions
CIN	Input Capacitance	5	pF	$V_{IN} = 0V$
COUT	Output Capacitance	6	pF	V <sub>OUT</sub> = 0V

#### NOTE:

4. This parameter is sampled and not 100% tested.




Figure 1. Output Load




Figure 2. Output Load for tHZ, tLZ, tWZ, tOW


**A.C. CHARACTERISTICS**  $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = +5V \pm 10\%$  unless otherwise noted

#### **Read Cycle**


Symbol	Parameter	2147H-1		2147H-2		2147H-3		2147H		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Oilit
t <sub>RC</sub> (1)	Read Cycle Time	35		45		55		70		ns
t <sub>AA</sub>	Address Access Time		35		45	- / -	55		70	ns
t <sub>ACS1</sub> (8)	Chip Select Access Time		35		45	134	55		70	ns
t <sub>ACS2</sub> (9)	Chip Select Access Time		35	-	45		65		80	ns
toH	Output Hold from Address Change	5		5		5		5		ns
t <sub>LZ</sub> (2, 3, 7)	Chip Selection to Output in Low Z	5		5		10		10		ns
t <sub>HZ</sub> (2, 3, 7)	Chip Deselection to Output in High Z	0	30	0	30	0	30	0	40	ns
t <sub>PU</sub>	Chip Selection to Power Up Time	0		0		0		0		ns
t <sub>PD</sub>	Chip Deselection to Power Down Time		20		20		20		30	ns

#### **WAVEFORMS**

## Read Cycle No. 1(4, 5)



### Read Cycle No. 2(4, 6)



- 1. All Read Cycle timings are referenced from the last valid address to the first transitioning address.
- 2. At any given temperature and voltage condition, t<sub>HZ</sub> max. is less than t<sub>LZ</sub> min. both for a given device and from device to device.
- 3. Transition is measured  $\pm 500$  mV from steady state voltage with specified loading in Figure 2.
- 4. WE is high for Read Cycles.
- 5. Device is continuously selected, S = V<sub>IL</sub>.
  6. Addresses valid prior to or coincident with T transition low.
- 7. This parameter is sampled and not 100% tested.
- 8. Chip deselected for greater than 55 ns prior to selection.
- 9. Chip deselected for a finite time that is less than 55 ns prior to selection. If the deselect time is 0 ns, the chip is by definition selected and access occurs according to Read Cycle No. 1. Applies to 2147H, 2147H-3.

# A.C. CHARACTERISTICS (Continued)


# **Write Cycle**

Symbol	2147H-1		7H-1	2147H-2		2147H-3		2147H		
	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
twc(2)	Write Cycle Time	35		45		55		70		ns
tcw	Chip Selection to End of Write	35		45		45		55		ns
t <sub>AW</sub>	Address Valid to End of Write	35		45		45	-	55		ns
tas	Address Setup Time	0		0		0		0		ns
t <sub>WP</sub>	Write Pulse Width	20		25		25		40		ns
twR	Write Recovery Time	0		0		0		0		ns
t <sub>DW</sub>	Data Valid to End of Write	20		25		25		30		ns
t <sub>DH</sub>	Data Hold Time	0		0		0		0		ns
twz(3)	Write Enabled to Output in High Z	0	20	0	25	0	25	0	35	ns
tow(3)	Output Active from End of Write	0		0	v-/	0	W	0		ns

### **WAVEFORMS**

# Write Cycle No. 1






## **WAVEFORMS** (Continued)

## Write Cycle No. 2

#### (CS CONTROLLED)(4)



- 1. If CS goes high simultaneously with WE high, the output remains in a high impedance state.

  2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.

  3. Transition is measured ±500 mV from steady state voltage with specified loading in Figure 2.

  4. CS or WE must be high during address transitions.