CAT28C16A

16K-Bit CMOS PARALLEL EEPROM



FEATURES

- Fast read access times: 90 ns, 120 ns, 200 ns
- Low power CMOS cissipation:
 - –Active: 25 mA Max.–Standby: 100 μA Max.
- Simple write operation:
 - -On-chip address and data latches
 - -Self-timed write cycle with auto-clear
- Fast write cycle time: 10ms max


- End of write detection: DATA polling
- Hardware write protection
- CMOS and TTL compatible I/O
- 10,000 or 100,000 Program/erase cycles
- 10 or 100 year data retention
- Commercial, industrial and automotive temperature ranges

DESCRIPTION


The CAT28C16A is a fast, low power, 5V-only CMOS Parallel EEPROM organized as $2K \times 8$ -bits. It requires a simple interface for in-system programming. On-chip address and data latches, self-timed write cycle with auto-clear and V_{CC} power up/down write protection eliminate additional timing and protection hardware. \overline{DATA} Polling signals the start and end of the self-timed write cycle. Additionally, the CAT28C16A features hardware write protection.


The CAT28C16A is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 10,000 program/erase cycles and has a data retention of 10 years. The device is available in JEDEC approved 24-pin DIP and SOIC or 32-pin PLCC packages.

BLOCK DIAGRAM



PIN CONFIGURATION





PIN FUNCTIONS

Pin Name	Function
A ₀ -A ₁₀	Address Inputs
I/O ₀ —I/O ₇	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
Vcc	5V Supply
Vss	Ground
NC	No Connect

MODE SELECTION

Mode	CE	WE	ŌĒ	I/O	Power
Read	L	Н	L	D _{OUT}	ACTIVE
Byte Write (WE Controlled)	L		Н	D _{IN}	ACTIVE
Byte Write (CE Controlled)		L	Н	D _{IN}	ACTIVE
Standby, and Write Inhibit	Н	X	X	High-Z	STANDBY
Read and Write Inhibit	X	Н	Н	High-Z	ACTIVE

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

Symbol	Test	Max.	Units	Conditions
C _{I/O} ⁽¹⁾	Input/Output Capacitance	10	pF	$V_{I/O} = 0V$
C _{IN} ⁽¹⁾	Input Capacitance	6	pF	$V_{IN} = 0V$

Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias55°C to +125°C
Storage Temperature –65°C to +150°C
Voltage on Any Pin with Respect to Ground $^{(2)}$ $-2.0V$ to $+V_{CC}+2.0V$
V _{CC} with Respect to Ground –2.0V to +7.0V Package Power Dissipation
Capability (Ta = 25° C)
Lead Soldering Temperature (10 secs) 300°C
Output Short Circuit Current ⁽³⁾ 100 mA

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RELIABILITY CHARACTERISTICS

Symbol	Parameter	Min	Max	Units
N _{END} ^(1, 7)	Endurance	100,000		Cycles/Byte
T _{DR} (1, 7)	Data Retention	100		Years
V _{ZAP} ⁽¹⁾	ESD Susceptibility	2000		Volts
I _{LTH} ⁽¹⁾⁽⁴⁾	Latch-Up	100		mA

D.C. OPERATING CHARACTERISTICS

 $V_{CC} = 5V \pm 10\%$, unless otherwise specified.

			Limits			
Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
Icc	Vcc Current (Operating, TTL)			35	mA	$\overline{CE} = \overline{OE} = V_{IL},$ f = 1/t _{RC} min, All I/O's Open
Iccc ⁽⁵⁾	Vcc Current (Operating, CMOS)			25	mA	$\overline{CE} = \overline{OE} = V_{ILC},$ f = 1/t _{RC} min, All I/O's Open
I _{SB}	V _{CC} Current (Standby, TTL)			1	mA	CE = V _{IH} , All I/O's Open
I _{SBC} ⁽⁶⁾	Vcc Current (Standby, CMOS)			100	μА	CE = V _{IHC} , All I/O's Open
ILI	Input Leakage Current	-10		10	μΑ	$V_{\text{IN}} = \text{GND to } V_{\text{CC}}$
ILO	Output Leakage Current	-10		10	μΑ	$\frac{V_{OUT} = GND}{CE} = V_{IH}$ to V_{CC} ,
V _{IH} ⁽⁶⁾	High Level Input Voltage	2		Vcc +0.3	V	
V _{IL} (5)	Low Level Input Voltage	-0.3		0.8	V	
Vон	High Level Output Voltage	2.4			V	I _{OH} = -400μA
V _{OL}	Low Level Output Voltage			0.4	V	I _{OL} = 2.1mA
Vwi	Write Inhibit Voltage	3.0			V	

Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5V, which may overshoot to V_{CC} +2.0V for periods of less than 20 ns.
- (3) Output shorted for no more than one second. No more than one output shorted at a time.
- (4) Latch-up protection is provided for stresses up to 100mA on address and data pins from -1V to V_{CC} +1V.
- (5) $V_{ILC} = -0.3V$ to +0.3V.
- (6) $V_{IHC} = V_{CC} 0.3V$ to $V_{CC} + 0.3V$.
- (7) For the CAT28C16A-20, the minimum endurance is 10,000 cycles and the minimum data retention is 10 years.

A.C. CHARACTERISTICS, Read Cycle

 $V_{CC} = 5V \pm 10\%$, unless otherwise specified.

		28C16A-90		6A-90 28C16		28C16A-12		2 28C16A-20		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units		
trc	Read Cycle Time	90		120		200		ns		
tce	CE Access Time		90		120		200	ns		
taa	Address Access Time		90		120		200	ns		
toe	OE Access Time		50		60		80	ns		
t _{LZ} (1)	CE Low to Active Output	0		0		0		ns		
toLZ ⁽¹⁾	OE Low to Active Output	0		0		0		ns		
t _{HZ} ⁽¹⁾⁽²⁾	CE High to High-Z Output		50		50		55	ns		
toHZ ⁽¹⁾⁽²⁾	OE High to High-Z Output		50		50		55	ns		
toH ⁽¹⁾	Output Hold from Address Change	0		0		0		ns		

Figure 1. A.C. Testing Input/Output Waveform(3)





Figure 2. A.C. Testing Load Circuit (example)



C_I INCLUDES JIG CAPACITANCE

Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) Output floating (High-Z) is defined as the state when the external data line is no longer driven by the output buffer.
- (3) Input rise and fall times (10% and 90%) < 10 ns.

A.C. CHARACTERISTICS, Write Cycle

 V_{CC} = 5V $\pm 10\%,$ unless otherwise specified.

		28C16A-90		28C16A-90 28C16A-12		28C16A-20		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
twc	Write Cycle Time		5		5		10	ms
t _{AS}	Address Setup Time	0		0		10		ns
t _{AH}	Address Hold Time	100		100		100		ns
tcs	CE Setup Time	0		0		0		ns
tch	CE Hold Time	0		0		0		ns
t _{CW} ⁽²⁾	CE Pulse Time	110		110		150		ns
toes	OE Setup Time	0		0		15		ns
toeh	OE Hold Time	0		0		15		ns
twP ⁽²⁾	WE Pulse Width	110		110		150		ns
t _{DS}	Data Setup Time	60		60		50		ns
t _{DH}	Data Hold Time	0		0		10		ns
t _{DL}	Data Latch Time	5	10	5	10	50		ns
t _{INIT} (1)	Write Inhibit Period After Power-up	.05	100	.05	100	5	20	ms

Note:

This parameter is tested initially and after a design or process change that affects the parameter.
A write pulse of less than 20ns duration will not initiate a write cycle.


DEVICE OPERATION


Read

Data stored in the CAT28C16A is transferred to the data bus when \overline{WE} is held high, and both \overline{OE} and \overline{CE} are held

low. The data bus is set to a high impedance state when either \overline{CE} or \overline{OE} goes high. This 2-line control architecture can be used to eliminate bus contention in a system environment.

Figure 3. Read Cycle





Byte Write

A write cycle is executed when both \overline{CE} and \overline{WE} are low, and \overline{OE} is high. Write cycles can be initiated using either \overline{WE} or \overline{CE} , with the address input being latched on the falling edge of \overline{WE} or \overline{CE} , whichever occurs last. Data, conversely, is latched on the rising edge of \overline{WE} or \overline{CE} , whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and the new data is written within 10 ms.

DATA Polling

DATA polling is provided to indicate the completion of a byte write cycle. Once a byte write cycle is initiated, attempting to read the last byte written will output the complement of that data on I/O₇ (I/O₀–I/O₆ are indeterminate) until the programming cycle is complete. Upon completion of the self-timed byte write cycle, all I/O's will output true data during a read cycle.





Figure 6. DATA Polling



HARDWARE DATA PROTECTION

The following is a list of hardware data protection features that are incorporated into the CAT28C16A.

- (1) V_{CC} sense provides for write protection when V_{CC} falls below 3.0V min.
- (2) A power on delay mechanism, t_{INIT} (see AC charac-
- teristics), provides a 5 to 20 ms delay before a write sequence, after V_{CC} has reached 3.0V min.
- (3) Write inhibit is activated by holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high.
- (4) Noise pulses of less than 20 ns on the WE or CE inputs will not result in a write cycle.



「(PLCC, Industrial temperature, 200 ns Access Time, Tape & Reel).