

### **General Description**

The MAX915/MAX916 high-speed, single and dual TTL voltage comparators eliminate oscillation by separating the comparator input and output stages with a negative edgetriggered master/slave flip-flop. Comparator propagation delay is typically 6ns, and is insensitive to input overdrive. The MAX915 and MAX916 resolve input signals as small as 2mV and 2.4mV, respectively.

These comparators operate either from dual supplies or from a single +5V supply. The input common-mode voltage range extends below the negative supply rail, allowing ground-sensing applications with a single +5V supply

The MAX915 is a single TTL comparator, available in 8-pin DIP and SO packages. The MAX916 is a dual version available in 16-pin DIP and SO packages. For equivalent devices with complementary ECL outputs and 2ns propagation delay, see the single/dual MAX905/MAX906.

### Applications

High-Speed A/D Converters

High-Speed Line Receivers


Peak Detectors

Threshold Detectors

High-Speed Triggers

Synchronous Data Discriminators

## Pin Configurations



#### **Features**


- ♦ Oscillation Free: Clocked Architecture
- ♦ 6ns Propagation Delay
- ♦ Propagation Delay Insensitive to Overdrive
- ♦ Single +5V or Dual ±5V Supplies
- ♦ 2mV Input Resolution (MAX915)
- ♦ Input Range Includes Negative Supply Rail
- ♦ Low Power: 14mA (70mW) per Comparator, +5V
- ♦ 1.5ns Setup Time with 5mV Overdrive
- ♦ No Minimum Requirement for Input Signal **Slew Rate**
- **♦ Complementary TTL Outputs**

## **Ordering Information**

	_	
PART	TEMP. RANGE	PIN-PACKAGE
MAX915CPA	0°C to +70°C	8 Plastic DIP
MAX915CSA	0°C to +70°C	8 SO
MAX915C/D	0°C to +70°C	Dice*
MAX915EPA	-40°C to +85°C	8 Plastic DIP
MAX915ESA	-40°C to +85°C	8 SO
MAX915MJA	-55°C to +125°C	8 CERDIP
MAX916CPE	0°C to +70°C	16 Plastic DIP
MAX916CSE	0°C to +70°C	16 Narrow SO
MAX916C/D	0°C to +70°C	Dice*
MAX916EPE	-40°C to +85°C	16 Plastic DIP
MAX916ESE	-40°C to +85°C	16 Narrow SO

<sup>\*</sup> Contact factory for dice specifications.

## Functional Diagram



MIXIM

Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

Positive Supply Voltage (V+ to GND)+6V
Negative Supply Voltage (V+ to GND)6\
Differential Input Voltage(V 0.3V) to (V+ + 0.3V)
Common-Mode Input Voltage(V 0.3V) to (V+ + 0.3V)
Clock Input Voltage(GND - 0.3V) to (V+ + 0.3V)
Output Short-Circuit Duration
To V+, GNDContinuous
To V10sec
Output Current (Q or $\overline{\mathbf{Q}}$ )20mA

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
8-Pin Plastic DIP (derate 9.09mW/°C above +70°C)727mW
8-Pin SO (derate 5.88mW/°C above +70°C)471mW
8-Pin CERDIP (derate 8.00mW/°C above +70°C)640mW
16-Pin Plastic DIP (derate 10.53mW/°C above +70°C)842mW
16-Pin Narrow SO (derate 8.70mW/°C above +70°C)696mW
Storage Temperature Range65°C to +150°C
Junction Temperature Range65°C to +170°C
Lead Temperature (soldering, 10sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V + = +5V, V - = -5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Input Offset Voltage	Vos	V <sub>CM</sub> = 0V	MAX915		0.5	1.5	mV
			MAX916		0.5	2.0	IIIV
Input Bias Current	IB	I <sub>B</sub> + or I <sub>B</sub> -	·		5	10	μΑ
Input Offset Current	los	VcM = 0V			0.2	1.0	μΑ
Input Referred Noise Voltage	en	(Note 1)			600	900	μV
Input Common-Mode Range	VCMR			V 0.1		V+ - 2.2	V
Common-Mode Rejection Ratio	CMRR	(Note 2)			90	120	μV/V
Power-Supply Rejection Ratio	PSRR	(Note 3)			60	120	μV/V
Output High Voltage	Voн	(Note 4)		2.8	3.5		V
Output Low Voltage	VoL	(Note 4)			0.3	0.4	V
Clock Input Voltage High	V <sub>IH</sub>			2			V
Clock Input Voltage Low	VIL					0.8	V
Clock Input Current High	lін				0.5	10	μΑ
Clock Input Current Low	IJĽ				2.5	10	μΑ
Positive Supply Current	1+	MAX915			14	18	mA
(Note 5)	i+	MAX916	MAX916		28	36	mA
Negative Supply Current	I-	MAX915			3	4	mA
(Note 5)		MAX916			6	8	IIIA
Power Dissipation (Note 5)	PD	V+ = 5.25V,	MAX915		85	115	mW
		V- = -5.25V	MAX916		170	230	111100
Propagation Delay	t <sub>PD+</sub>	Q, $\overline{\mathbf{Q}}$ rising			6	8	ns
(Notes 6, 7, 9)	t <sub>PD</sub> .	Q, $\overline{\mathbf{Q}}$ falling			6	8	115
Propagation-Delay Skew	tskew	(Notes 6, 7, 8)			0.5	3.0	ns
Clock Setup Time (Notes 6, 9)	tou	V <sub>OD</sub> = 5mV			1.5		- ns
Clock Setup Time (Notes 6, 9)	tsu	V <sub>OD</sub> = 10mV			1.0	2.0	

#### **ELECTRICAL CHARACTERISTICS**


 $(V + = +5V, V - = -5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Input Offcot Voltage	Vos	\/a++ 0\/	MAX915		0.5	2.0	ma\/
Input Offset Voltage		VCM = 0V	MAX916		0.5	3.0	mV
Input Bias Current	lΒ	IB+ or IB-	<u> </u>		5	15	μΑ
Input Offset Current	los	V <sub>CM</sub> = 0V			0.2	2.0	μΑ
Input Referred Noise Voltage	en	(Note 1)			600	900	μV
Input Common-Mode Range	V <sub>CMR</sub>			V 0.1		V+ - 2.2	V
Common-Mode Rejection Ratio	CMRR	(Note 2)			90	150	μV/V
Power-Supply Rejection Ratio	PSRR	(Note 3)			60	150	μV/V
Output High Voltage	Voн	(Note 4)		2.8	3.5		V
Output Low Voltage	VoL	(Note 4)			0.3	0.4	V
Clock Input Voltage High	VIH			2			V
Clock Input Voltage Low	VIL					0.8	V
Clock Input Current High	lін				0.5	15	μΑ
Clock Input Current Low	IIL				2.5	15	μΑ
Positive Supply Current	+	MAX915			14	22	mA
(Note 5)	11	MAX916			28	44	11174
Negative Supply Current	I-	MAX915			3	6	mA
(Note 5)		MAX916			6	12	
Power Dissipation	PD	V+ = 5.25V,	MAX915		85	150	mW
(Note 5)		V- = -5.25V	MAX916		170	300	11100
	t <sub>PD+</sub>	Q, $\overline{\mathbf{Q}}$ rising	MAX91_C		6	10	ns
			MAX91_E		6	12	
Propagation Delay (Notes 6, 7, 9)			MAX91_M		6	15	
	t <sub>PD</sub> .	Q, $\overline{\mathbf{Q}}$ falling	MAX91_C		6	10	
			MAX91_E		6	12	
			MAX91_M		6	15	
Propagation-Delay Skew	tskew	(Notes 6, 7, 8)			0.5	4.0	ns
Clock Setup Time	tsu	$V_{OD} = 5mV$			1.5		ns
(Notes 6, 9)	130	$V_{OD} = 10mV$			1.0	2.0	113

- Note 1: Guaranteed by design. Input referred noise voltage uncertainty is specified over the full bandwidth of the device.
- **Note 2:** Common-mode rejection ratio is tested over the full common-mode range. The common-mode range for dual-supply operation is from (V- 0.1V) to (V+ 2.2V). The common-mode range for single-supply operation is from -0.1V to (V+ 2.2V).
- **Note 3:** Tested for 4.75V < V + < 5.25V and -5.25V < V < 0V.
- **Note 4:** TTL output voltage high and low tested with V + = 4.75V,  $I_{OH} = 4mA$ ,  $I_{OL} = 8mA$ .
- Note 5: I+, I-, and PD tested for worst-case condition of V+ = 5.25V and V- = -5.25V. Output not loaded.
- **Note 6:** Guaranteed by design. Measured in a high-speed fixture with C<sub>L</sub> = 15pF, I<sub>Q</sub> = 2mA. See Figure 1 for timing parameter definitions. Guaranteed for both single- and dual-supply operation.
- Note 7: Propagation delay measured with an input signal of 100mV, with 5mV overdrive.
- Note 8: Propagation delay skew is defined as the difference in tpp for the complementary outputs, Q and  $\overline{\mathbf{Q}}$  (see Figure 1).
- Note 9: Clock input voltage rise and fall times should not exceed 100ns for correct triggering of comparator.


Typical Operating Characteristics

 $(V+=+5V, V-=-5V, T_A=+25^{\circ}C, unless otherwise noted.)$ 



Typical Operating Characteristics (continued)

 $(V+ = +5V, V- = -5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 



### Pin Descriptions

	MAX915				
PIN	PIN NAME FUNCTION				
1	V+	Positive Supply			
2	IN+	Noninverting Input			
3	IN-	Inverting Input			
4	V-	Negative Supply. Connect to GND for single-supply operation.			
5	CLK	Clock Input			
6	GND	Ground			
7	Q	TTL Output			
8	Q	Complementary TTL Output			

The MAX915 (single) and MAX916 (dual) are very high-speed TTL-compatible comparators. Each has an internal negative edge-triggered master/slave D flip-flop, and complementary TTL outputs. Unlike other TTL comparators, this architecture breaks the input-to-output signal path to accomplish the following:

- Prevent oscillations caused by unwanted parasitic feedback when the comparator is in its linear region. No minimum input slew rate is required.
- Maintain a constant propagation delay with varying input overdrive.

The comparator can be divided into three stages, as shown in the *Functional Diagram:* 

- Input Amplifier
- 2) Master/Slave D Flip-Flop
- 3) TTL Output Stage

#### **Input Amplifier**

The comparator input amplifier is fully differential. Input offset voltage is trimmed to less than 1.5mV (MAX915) or 2mV (MAX916) at  $+25^{\circ}$ C. Input common-mode range extends from 100mV below the negative supply rail (V-) to 2.2V below the positive supply (V+). Total common-mode input voltage range is 7.9V when operating from  $\pm 5$ V supplies.

MAX916				
PIN NAME FUNCTION				
1	QA	TTL Output, Channel A		
2	QΑ	Complementary TTL Output, Channel A		
3	GND	Ground		
4	CLKA	Clock Input, Channel A		
5, 12	N.C.	No Connect. Not internally connected.		
6	V-	Negative Supply. Connect to GND for single-supply operation.		
7	INA-	Inverting Input, Channel A		
8	INA+	Noninverting Input, Channel A		
9	INB+	Noninverting Input, Channel B		
10	INB-	Inverting Input, Channel B		
11	V+	Positive Supply		
13	CLKB	Clock Input, Channel B		
14	GND	Ground		
15	<b>Q</b> B	Complementary TTL Output, Channel B		
16	QB	TTL Output, Channel B		

The input amplifier has no built-in hysteresis. External resistors should not be connected with the aim of creating hysteresis. The master/slave flip-flop makes hysteresis unnecessary, and impossible to add externally.

#### Resolution

A comparator's ability to resolve small signal differences—its resolution—is affected by various factors. The most significant of these are: input offset voltage ( $V_{OS}$ ), input referred noise ( $e_n$ ), common-mode rejection error, and power-supply rejection error. If the source has a high impedance, input bias and offset currents may also impact resolution. Avoid unbalanced source impedances.

The MAX915 can compare input signals as small as 2.0 mV over the entire common-mode voltage range (TA =  $+25^{\circ}\text{C}$ ). Similarly, the MAX916 can resolve input signals of less than 2.4 mV (see Table 1).

#### Master/Slave D Flip-Flop

The negative edge-triggered master/slave D flip-flop incorporates two D latches, which makes propagation delay independent of input overdrive (VoD). When open, the master latch samples the output of the input amplifier; when closed, it holds the sampled data. When open, the slave latch samples the output of the master latch; when closed, it holds the sampled data. The master and slave latches are open on opposite phases of the clock, preventing a direct path from input to output at all times. This makes the MAX915 and MAX916 different from comparators with simple output latches, and delivers high-speed performance without oscillations, even with slow-moving input signals.

The input amplifier continuously monitors the input signal. The master latch samples the output of the input amplifier when the clock is high. The data is held by the master latch and is transferred to the slave latch only on the clock's falling edge. The TTL outputs do not change on the clock's rising edge.

#### Clock Cycle

When the clock is high, the master stage is transparent, and the data at the slave output is latched. On the clock's falling edge, the input data is latched into the master stage, just before the slave stage becomes transparent and the new data becomes valid at the output. On the clock's rising edge, the slave latches the data at its input (which is also present at the flip-flop's output), just before the master becomes transparent to new data




Figure 1. Timing Diagram

at its input. Thus the comparator's inputs are sampled and the new data is transferred to the TTL outputs on the falling edge of the clock.

### TTL Output Stage

The complementary TTL outputs can drive high-speed Schottky TTL with a fan-out of four.

## \_\_Applications Information Maximum Clock Rate

The maximum permitted clock rate exceeds 50MHz and is a function of the device's propagation delay. The maximum output toggle rate is half the clock frequency because the comparator triggers only on the falling edge of each clock cycle.

Table 1. Input-Referred Error/Resolution

TEMPERATURE	ERROR/RESOLUTION	MAX915	MAX916	UNITS
	RMS error	2.0	2.4	mV
TA = +25°C	Worst-case error	3.4	3.9	mV
	Rsource*	3.4	3.9	kΩ
TA = TMIN to TMAX	RMS error	2.5	3.4	mV
	Worst-case error	4.2	5.2	mV
	Rsource*	2.1	2.6	kΩ

<sup>\*</sup>R<sub>SOURCE</sub> is the balanced source resistance that will contribute the same input-referred error as the sum of the worst-case errors from the other four sources (Vos, CMRR, en, PSRR)






Figure 2. Dual-Supply Operation

#### **Power Supplies**

The MAX915/MAX916 are tested while operating from  $\pm 5V$  supplies, providing an input common-mode voltage range (VCMR) of 7.9V (-5.1V to +2.8V) (see Figure 2). Operation from a single +5V supply provides a VCMR from -0.1V to +2.2V below V+ (-0.1V to +2.8V). Connect V- to GND for single-supply operation (see Figure 3).

The V+ supply provides power to the analog input stage and to the digital circuitry, whereas the V- supply only powers the analog section. Pay special attention to bypassing the V+ pin if the V+ supply is noisy.

### **Input Slew Rate**

The MAX915/MAX916's master/slave architecture eliminates the minimum input slew-rate requirement common to standard comparator architectures. As long as the comparator is clocked after the minimum data-to-clock setup time requirement, and the input is greater than the comparator's total DC error, the output will be valid without oscillations. It is not necessary to bypass the input, even if the input signal is very slow moving.

#### **Board Layout and Bypassing**

As with all high-speed components, careful high-speed board layout and bypassing are essential for optimal performance; although forgiving, the clocked architecture is not a substitute for good layout and decoupling. A printed circuit board with an unbroken ground plane is recommended. Pay close attention to the bandwidth of the bypass components, and keep ground leads short. Avoid sockets; solder the IC and other components directly to the board to minimize unwanted parasitic capacitance.





Figure 3. Single-Supply Operation

Bypass V+ and V- to GND with 100nF ceramic capacitors placed very close to the IC supply pins. Keep the leads of through-hole capacitors as short as possible. Do not connect bypass capacitors directly from V+ to V-.

### \_\_Chip Topography



() INDICATE MAX915 CALLOUTS. TRANSISTOR COUNT: MAX915–82; MAX916–164; SUBSTRATE CONNECTED TO V-.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.