

General Description

The Maxim ICL7650 is a chopper-stabilized amplifier, ideal for low-level signal processing applications. Featuring high performance and versatility, this device combines low input offset voltage, low input bias current, wide bandwidth and exceptionally low drift over time and temperature. Low offset is achieved through a nulling scheme that provides continuous error correction. A nulling amplifier alternately nulls itself and the main amplifier. The result is an input offset voltage that is held to a minimum over the entire operating temperature range.


The ICL7650B is an exact replacement for the Intersil ICL7650B. This device has a maximum offset voltage of $10\mu V$, a maximum input offset voltage temperature coefficient of $0.1\mu V/^{\circ}$ C, and a maximum bias current of 20 pA; all specified over the commercial temperature range.

A 14 lead version is available which can be used with either an internal or external clock. The 14 lead version has an output voltage clamp circuit to minimize overload recovery time.

Applications

Condition Amplifier Precision Amplifier Instrumentation Amplifier Thermocouples Thermistors Strain Gauges

Pin Configuration




Festures

- Improved 2nd Sourcel (See 3rd page for "Mexim Advantage™").
- **♦ Lower Supply Current: 2.0 mA**
- ♦ Low Offset Voltage: 1 μV
- ♦ No Offset Voltage Trimming Needed
- + High Gain, CMRR and PSRR (120 dB min)
- **♦ Lower Offset Drift With Time and Temperature**
- Extended Common Mode Voltage Range
- ♦ Low DC Input Blas Current: 10 pA
- ♦ Monolithic, Low Power CMOS Design

Ordering Information

PART	TEMP. RANGE	PACKAGE
ICL7650CPD	0°C to +70°C	14 Lead Plastic DIP
ICL7650CSD	0°C to +70°C	14 Lead Slim S.O.
ICL7650IJD	-20°C to +85°C	14 Lead CERDIP
ICL7650MJD	-55°C to +125°C	14 Lead CERDIP
ICL7650CPA-1	0°C to +70°C	8 Lead Plastic DIP
ICL7650CSA-1	0°C to +70°C	8 Lead Slim S.O.
ICL7650CTV-1	0°C to +70°C	8 Lead TO-99 Metal Can
ICL7650IJA-1	-20°C to +85°C	8 Lead CERDIP
ICL7650MTV-1	-55°C to +125°C	8 Lead CERDIP
ICL7650C/D	0°C to +70°C	Dice
ICL7650BCPD	0°C to +70°C	14 Lead Plastic DIP
ICL7650BCSD	0°C to +70°C	14 Lead Slim S.O.
ICL7650BCPA-1	0°C to +70°C	8 Lead Plastic DIP
ICL7650BCSA-1	0°C to +70°C	8 Lead Slim S.O.
ICL7650BCTV-1	0°C to +70°C	8 Lead TO-99 Metal Can
ICL7650BC/D	0°C to +70°C	Dice

Typical Operating Circuit



The "Maxim Advantage™ signifies an upgraded quality level. At no additional cost we offer a second-source device that is subject to the following: guaranteed performance over temperature along with tighter test specifications on many key parameters; and device enhancements, when needed, that result in improved performance without changing the functionality.

MIXIM

Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V+ to V-)	ts
Input Voltage (V ⁺ + 0.3) to (V ⁻ - 0.3) Volt	ts
Storage Temp. Range65°C to 160°C	С
Operating Temp. Range See Note	1
Lead Temperature (Soldering, 10 sec) 300°C	С
Voltage on oscillator control pins V+ to V	
except EXT CLOCK IN: (V* + 0.3) to (V* - 6.0) Voli	is
Duration of Output short circuit Indefinit	e
Current into any pin 10m.	Α
—while operating (Note 4) 100µ	Α

Cont. Total Power Dissipation (T _A = 25°C)	
CERDIP Package	500mW
Plastic Package	
TO-99 Metal Čan	250mW
Small Outline	

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device extended. reliability.

ELECTRICAL CHARACTERISTICS — ICL7650

 $(V^+ = +5V, V^- = -5V, T_A \approx 25^{\circ} C$. Test Circuit, Unless Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	LIMITS TYP.	MAX.	UNIT
Input Offset Voltage	Vos	$T_A = +25^{\circ}C$ -55°C < T_A < +85°C -55°C < T_A < +125°C		± 0.7 ± 1.0	±5	μ٧
Average Temp. Coefficient of Input Offset Voltage	$\frac{\Delta V_{OS}}{\Delta T}$	$-20^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$		0.01	0.05	μV/°C
Input Bias Current (doubles every 10°C)	I _{BIAS}	$T_A = +25^{\circ}C$ $0^{\circ}C < T_A < +70^{\circ}C$ $-20^{\circ}C < T_A < +85^{\circ}C$		1.5 35 100	10	pA
Input Offset Current	los	T _A = 25°C		0.5		рA
Input Resistance	R _{IN}			10 ¹²		Ω
Large Signal Voltage Gain	A _{VOL}	$R_L = 10k\Omega$	1×10 ⁶	5×10 ⁶		V/V
Output Voltage Swing (Note 3)	V _{OUT}	$R_L = 10k\Omega$ $R_L = 100k\Omega$	± 4.7	± 4.85 ± 4.95		٧
Common Mode Voltage Range	CMVR		- 5.0	-5.2 to +2.0	1.6	٧
Common Mode Rejection Ratio	CMRR	CMVR = -5V to +1.6	120	130	-	dB
Power Supply Rejection Ratio	PSRR	±3V to ±8V	120	130		dB
Input Noise Voltage	θ _{np-p}	R _S = 100Ω 0 to 10Hz		2		μ∨р-р
Input Noise Current	l _n	f = 10Hz		0.01		pA/√Hz
Unity Gain Bandwidth	GBW			2.0		MHz
Slow Rate	SR	$C_L = 50pF, R_L = 10k\Omega$		2.5		V/μs
Rise Time	t,			0.2		μs
Overshoot				20		%
Operating Supply Range	V+ to V-		4.5		16	٧
Supply Current	I _{SUPP}	no load		2.0	3.5	mA
Internal Chopping Frequency	f _{ch}	pins 12-14 open (DIP)	120	200	375	Hz
Clamp ON Current (note 2)		$R_L = 100k\Omega$	25	70	200	μΑ
Clamp OFF Current (note 2)		$-4.0V < V_{OUT} < +4.0V$		1		pA
Offset Voltage vs Time				100		nV/√month

MOTE 1: Operating temperature range for M series parts is -55° C to $+125^{\circ}$ C, for I series is -20° C to $+85^{\circ}$ C, for C series is 0° C to $+70^{\circ}$ C NOTE 2: See OUTPUT CLAMP under detailed description.

NOTE 3: OUTPUT CLAMP not connected. See typical characteristic curves for output swing vs clamp current characteristics.

NOTE 4: Limiting input current to 100μ A is recommended to avoid latch-up problems. Typically 1mA is safe, however this is not guaranteed.

NOTE 5: $I_{OS} = 2 \bullet I_{BUAS}$

The electrical characteristics above are a reproduction of a portion of intersil's copyrighted (1983/1984) data book. This information does not constitute any representation by Maxim that Intersil's products will perform in accordance with these specifications. The "Electrical Characteristics Table" along with descriptive excerpts from the original manufacturer's data sheet have been included in this data sheet solely for comparative purposes.

MIXIM

- **Lower Supply Current**
- ♦ Key Parameters Guaranteed over Temperature
- ♦ Extended Common Mode Voltage Range
- ♦ Characterized over Military Temperature Range
- ♦ Significantly Enhanced "ESD" Protection (Note 6)
- ♦ Maxim Quality and Reliability

ABSOLUTE MAXIMUM RATINGS This device conforms to the Absolute Maximum Ratings on adjacent page. ELECTRICAL CHARACTERISTICS The ICL7650 specifications below satisfy or exceed all "tested" parameters on adjacent page. (V* = +5V, V- = -5V, T_A = 25°C, Test Circuit, unless Noted.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT8
Input Offset Voltage	Vos	$ T_A = +25^{\circ} \text{C, ICL7650} \\ T_A = +25^{\circ} \text{C, ICL7650B} \\ 0^{\circ} \text{C} \leq T_A \leq +70^{\circ} \text{C, ICL7650 (Note 7)} \\ -20^{\circ} \text{C} \leq T_A \leq +85^{\circ} \text{C, ICL7650 (Note 7)} \\ -55^{\circ} \text{C} \leq T_A \leq +125^{\circ} \text{C, ICL7650 (Note 7)} \\ $		±0.7 ±1.0 ±1.0 ±1.0 ±10	±5.0 ±10 ±10 ±10 ±50	μV μV μV μV
Average Temperature Coefficient of Input Offset Voltage (Note 7)	ΔVos ΔT	0° C \leq T _A \leq +70° C, ICL7650 0° C \leq T _A \leq +70° C, ICL7650B -20° C \leq T _A \leq +85° C, ICL7650 -55° C \leq T _A \leq +85° C, ICL7650 $+85^{\circ}$ C \leq T _A \leq +125° C, ICL7650		0.01 0.01 0.01 0.01 0.25	0.05 0.1 0.05 0.05 1.5	μV°C μV°C μ V°C μ V°C
Input Blas Current	l _B	T _A = +25°C, ICL7650 T _A = +25°C, ICL7650B 0°C ≤ T _A ≤ +70°C -20°C ≤ T _A ≤ +85°C -55°C ≤ T _A ≤ +125°C		4 12 20 50 0.3	10 20 100 200 10	pA pA pA pA pA nA
Input Resistance	RIN	***		10 ¹²		Ω
Large Signal Voltage Gain	Avol	$R_L = 10k\Omega T_A = +25^{\circ}C$ $0^{\circ}C \le T_A \le +70^{\circ}C$ $-20^{\circ}C \le T_A \le +86^{\circ}C$ $-55^{\circ}C \le T_A \le +125^{\circ}C$	1 x 10 ⁸ 0.5 x 10 ⁶ 0.5 x 10 ⁶ 0.2 x 10 ⁶	5 x 10 ⁶		V/V V/V V/V
Output Voltage Swing (Note 3)	V _{OUT}	$R_L = 10k\Omega$ $R_L = 100k\Omega$	±4.7	±4.85 ±4.95		v
Common Mode Voltage Range	CMVR	0° C ≤ T _A ≤ +70° C -20° C ≤ T _A ≤ +85° C -55° C ≤ T _A ≤ +125° C	-5.0 -5.0 -4.5	-5.2 to 3.0 -5.2 to 3.0 -4.8 to 3.0	2.5 2.5 2.5	V V
Common Mode Rejection Ratio	CMRR	CMVR = -5V to +2.5V	120	130		dB
Power Supply Rejection Ratio	PSRR	±3V to ±8V	120	130		dB
Input Noise Voltage	e _{np-p}	R _e = 100Ω 0 to 10Hz		2		μV _{p-p}
Input Noise Current	in	f = 10Hz		0.01		pA/√Hz
Unity Gain Bandwidth	GBW			2.0		MHz
Slew Rate	SR	C _L = 50pF, R _L = 10kΩ		2.5		V/μs
Rise Time	tr			0.2		μ5
Overshoot				20		%
Operating Supply Range	V⁺ to V⁻		4.5	· · · · · · · · · · · · · · · · · · ·	16	٧
Supply Current	Isupp	no load		1.2	2.0	mA
Internal Chopping Frequency	folkout	pins 13 and 14 open (DIP)	120	200	375	Hz
Clamp ON Current (Note 2)		R _L = 100kΩ	25	70	200	μА
Clamp OFF Current (Note 2)		-4.0V ≤ V _{OUT} ≤ +4.0V		1		pΑ
Offset Voltage vs Time	1			100		nV/√month


NOTE 1: Operating temperature range for M series parts is -55° C to $+125^{\circ}$ C, for I series is -20° C to $+85^{\circ}$ C, for C series is 0° C to $+70^{\circ}$ C NOTE 2: See OUTPUT CLAMP under detailed description.


NOTE 3: OUTPUT CLAMP not connected. See typical characteristic curves for output swing vs clamp current characteristics.


NOTE 4: Limiting, input current to 100μ A is recommended to avoid latch-up problems. Typically 1mA is safe, however this is not guaranteed.


NOTE 5: $\log \sim 2 * \log N$ NOTE 5: All pins are designed to withstand electrostatic discharge (ESD) levels in excess of 2000V (Mil Std 883B Method 3015.1 Test Circuit) NOTE 7: Sample tested. Limits are not used to calculate outgoing quality level.



































Figure 1. Maxim ICL7650 Test Circuit

ALAXIAA ICL.7630 EXT CAX MO OSC BUS INTERNAL INTERNA

Figure 2. Block Diagram

Detailed Description

Amplifier

Figure 2 shows the major elements of the ICL7650. Two amplifiers are illustrated, the main amplifier and the nulling amplifier, both have offset-null capability. The main amplifier is connected full-time from the input to the output. The nulling amplifier, under the control of the chopping frequency oscillator and clock circuit, alternately nulls itself and the main amplifier. The nulling arrangement, which is independent of the output level, operates over the full power supply and common mode ranges. This device exhibits an exceptionally high CMRR, PSRR and A_{VOL}. The nulling connections, which are MOSFET back gates, have inherently high impedance. The two external capacitors provide the required storage of the nulling potentials and the necessary nulling-loop time constants.

The chopper frequency charge injection at the input terminals is minimized by careful balance of the input switches. The feed forward-type injection into the compensation capacitor is also minimized. This is the main cause of spikes at the output in this type of circuit.

Output Clamp

The clamp reduces overload recovery time inherent with chopper-stabilized amplifiers. When tied to the summing junction, or inverting input pin, a current path between this point and the output occurs just before the output device saturates. This prevents uncontrolled input differential and the consequent charge build-up on the correction-storage capacitors. There is only a slight reduction in the output swing.

Intermodulation

Intermodulation effects have been a problem with older chopper stabilized amplifier modules. Intermodulation occurs since the amplifier has a finite AC gain, and therefore will have a small AC signal at the input. In a chopper stabilized module this small AC signal is detected, chopped, and fed into the offset correction circuit. This results in spurious outputs at the sum and difference frequencies of the chopping frequency and the input signal frequency. Other intermodulation effects in chopper stabilized modules include gain and phase anomalies near the chopping frequency.

These effects are substantially reduced in the ICL7650 by adding into the nulling circuit a dynamic current that compensates for the AC on the inputs due to the amplifiers finite gain. Unlike the modules, the ICL7650 can precisely compensate for the finite AC gain since both the AC gain rolloff and the intermodulation compensation current are controlled by matched capacitors onboard the ICL7650.

Nulling Capacitor Connection

Separate pins are provided for C_{RETN} and CLAMP in the 14 lead version of the ICL7650. With the 8 lead version, a choice must be made. If the clamp feature is not used, the "-1" version with the C_{RETN} pin should be ordered since it will give slightly lower noise and improved AC CMRR. If the clamp feature is used, order the standard ICL7650 and connect the external capacitors to V⁻. To prevent load current IR drops and other extraneous signals from being injected into the capacitors, a separate printed circuit board trace should be used to connect the capacitor commons directly to the V⁻ pin. The outside foil of the capacitors should be connected to the low impedance side of the null storage circuit, V⁻ or C_{RETN} . This will act as an electro-static voltage shield.

Clock Operation

A frequency of 200Hz is generated by the internal oscillator of the ICL7650. This is available at the CLK OUT pin on the 14-pin devices. The use of an external clock is also optional on these parts. The INT/EXT pin may be left open for normal operation due to the internal pull-up. However, the internal clock must be disabled and this pin must be tied to V - if an external clock is desired. An external clock signal may then be applied to the EXT CLK IN pin. The duty cycle of the external clock is not critical at low frequencies. However, a 50% to 80% positive duty cycle is preferred for frequencies above 500 Hz, since the capacitors are charged only when EXT CLK IN is HIGH. This ensures that any transients have time to settle before the capacitors are turned OFF. The external clock should swing between GROUND and (V+) for power supplies up to ± 6 volts, and between (V⁺) and (V⁺ −6V) for higher supply voltages.

To avoid a capacitor imbalance during overload, a strobe signal may be used. Neither capacitor will be charged if a strobe signal is connected to EXT CLK IN so that it is low during the time that the overload signal is applied to the amplifier. A typical amplifier will drift less than 10 μ V/s since the leakage of the capacitor pins is quite low at room temperature. Relatively long measurements may be made with little change in offset.

Applications

Device Selection

In many applications Maxim's interchangeable ICL 7652 is preferred over the ICL 7650. The ICL7650 has a higher gainbandwidth product and lower input bias currents, while the ICL7652 has less noise. The major change in the ICL7652 to reduce the noise is an increase in the size of the input FETs. This, however, increases the leakage at the ICL7652's external null pins. This means the ICL7650 can operate to a higher temperature with $0.1\mu F$ capacitors before the clock ripple (due to leakage at the null capacitor pins) becomes excessive and $1.0\mu F$ external capacitors are required.

Output Stage/Load Driving

The ICL7650 is in some ways like a transconductance amplifier whose open loop gain is proportional to load resistance. This behavior is apparent when loads are less than the high impedance stage (approximately $18 \kappa \Omega$ for 1 output circuit. The open loop gain, for example, will be 17dB lower with a $1 \kappa \Omega$ load than with a $10 \kappa \Omega$ load. This lower gain is of little consequence if the amplifier is used strictly for DC, since the DC gain is typically greater than 120 dB even with a $1 \kappa \Omega$ load. For wideband applications, however, the best frequency response will be achieved with a load resistor of $10 \kappa \Omega$ or higher. The result will be a smooth 6dB/octave response from 0.1Hz to 2 M Hz, with phase shifts of less than 10° in the transition region where the main amplifier takes over from the null amplifier.

Component Selection

 C_{EXTA} and C_{EXTB} , the two required capacitors, have optimum values depending on the clock or chopping frequency. The correct value is $0.1\mu\text{F}$ for the preset internal clock. This component value should be scaled proportionally to the relationship between the chopping frequency and the nulling time constant if an external clock is used. A low leakage ceramic capacitor may prove suitable for many applications, however, a high-quality film-type capacitor such as mylar is preferred. Low dielectric absorption capacitors (such as polypropylene) should be used for lowest settling on initial turn-on. With low dielectric absorption capacitors, the ICL7650 will settle to $1\mu\text{V}$ offset in 100 ms, but several seconds may be required if ceramic capacitors are used.

Thermo-electric Effects

Thermo-electric effects developed in thermocouple junctions of dissimilar metals, alloys, silicon, etc., ultimately limit precision DC measurements. Unless all junctions are at the same temperature, thermoelectric voltages typically around $10\mu V/^{\circ}C$, but up to hundreds of $\mu V/^{\circ}C$ for some materials, will be generated. In order to realize the extremely low offset voltages that the chopper amplifier can provide it is essential to take special precautions to avoid temperature gradients. To eliminate air movement, all components should be enclosed (particularly those caused by power dissipating elements in the system). Power supply voltages and power dissipation should be kept to a minimum, and low thermo-electric coefficient connections should be used where possible. Separation from surrounding heat dissipating elements is advised, and high impedance loads are preferable.

Input Guarding

Low leakage, high impedance, CMOS inputs allow the ICL7650 to make measurements of high impedance sources. Stray leakage paths can decrease input resistance and increase input currents unless inputs are guarded. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. The board should be coated with epoxy or silicone after cleaning to prevent contamination.

Leakage currents may cause trouble even with properly cleaned and coated boards, particularly since the input pins are adjacent to pins that are at supply potentials. A significant reduction in leakage can be accomplished by using guarding to lower the voltage difference between inputs and adjacent

metal runs. By using a 10-lead pin circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board, input guarding of the 8-lead T0-99 package is accomplished. A conductive ring surrounding the inputs, the guard, is connected to a low-impedance point that is approximately the same voltage as the inputs. The guard then absorbs the leakage current from the high voltage pins. Typical guard connections are shown in Figure 3.

The 14-pin dip configuration has been specifically designed to ease input guarding. The pins adjacent to the inputs are not used.




Figure 3. Input Guard Connection

Pin Compatibility

The 8-lead pin-out of the ICL7650 generally corresponds to that of the industry standard 8-pin devices, LM741, LM101, etc. However, the external null storage capacitors are connected to pins 1 and 8, whereas on most operational amplifiers these are left open or used for offset null or compensation capacitors.

The OP-05 and OP-07 operational amplifiers can be converted for ICL7650 operation. This can be accomplished by replacing the offset-null pot between pins 1 and 8, and V $^{+}$ by two capacitors from these pins to V $^{-}$. For LM 108 devices, the compensation capacitor is replaced by the external nulling capacitors. Pin 5 is the output clamp connection on the ICL7650. By removing any circuit connections from this pin, the LM101/748/709 devices can undergo a similar conversion.

_Typical Applications

Figure 4 shows the ICL7650 automatically nulling the offset voltage of a high speed amplifier. The ICL7650 continuously monitors the voltage at the inverting input of the high speed amplifier, integrates the error, and drives the high speed amplifier's non-inverting input to correct for the offset voltage detected at the inverting input. The DC offset characteristics of the circuit are determined by the ICL7650, while the AC

performance is determined by the high speed amplifier. While this circuit continuously and automatically adjusts the offset of the high speed amplifier to less than $5\mu V_{\rm l}$ it does not correct for errors caused by the input bias current, and $R_{\rm F}$ should be as low as is practical. This technique can be used with any operational amplifier that is configured as an inverting amplifier.

Figures 5 and 6 illustrate basic inverting and non-inverting amplifier circuits. An output clamping circuit is used in both circuits to enhance the overload recovery performance. The supply voltage (\pm 8V max) and the output drive capability (10K Ω load for full swing) are the only limitations on the replacement of other operational amplifiers by the ICL7650. By using a simple booster circuit, these limitations may be overcome (Figure 7). This enables the full output capabilities of the LM118 (or any other standard device) to be combined with the input capabilities of the ICL7650. The loop gain stability should be watched carefully when the feedback network is added, particularly when a slower amplifier such as the 741 in used.

A lower voltage supply is required when mixing the ICL7650 with circuits that operate at ± 15V supplies. One approach is to use a highly-efficient voltage divider. This is illustrated in Figure 8 where the ICL7660 voltage converter is used to convert +15V to 7.5V.




Figure 4. Nulling a High Speed Amplifier




Figure 5. Inverting Amplifier with Optional Clamp




Figure 6. Non-Inverting Amplifier with Optional Clamp




Figure 7. Using 741 to boost Output Drive Capability







Figure 8. Splitting +15V with ICL7660. Same for -15V (95% Efficiency).

Chip Topography





Package Information





Package Information (continued)





NOTES

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.