General Description

The MAX961–MAX964 are ultra-high-speed, single/ dual/quad comparators with internal hysteresis. These devices are optimized for single +3V or +5V operation. The input common-mode range extends 100mV beyond both supply rails, and the outputs can sink or source 4mA to within 0.52V of GND and V_{CC}. Propagation delay is under 7ns (5mV overdrive), while supply current is 5.5mA per comparator.

The MAX961/MAX963 feature complementary outputs, a low-power shutdown mode, and a latch-enable function. The latch function enables the user to hold a valid comparator output. In shutdown mode, the MAX961/MAX963/MAX964 consume only 270µA supply current per comparator. The single MAX961 and dual MAX962 are available in space-saving 8-pin µMAX packages.

_Applications

Selector Guide

3V/5V Systems

Battery-Powered Systems

Threshold Detectors/Discriminators

Line Receivers

Zero-Crossing Detectors

High-Speed Sampling Circuits

PART	NO. OF COMPARATORS	COMPLEMENTARY OUTPUT	SHUTDOWN	LATCH ENABLE	PACKAGE	
MAX961	1	Yes	Yes	Yes	8 SO/µMAX	
MAX962	2	No	No	No	8 SO/µMAX	
MAX963	2	Yes	Yes	Yes	14 SO	
MAX964	4	No	Yes	No	16 SO/QSOP	

Rail-to-Rail is a registered trademark of Nippon Motorola Ltd.




- Ultra-Fast, 4.5ns Propagation Delay
- Ideal for +3V and +5V Single-Supply Applications
- ♦ Rail-to-Rail[®] Input Voltage Range
- ✤ 3.5mV Internal Hysteresis for Clean Switching
- Output Latch (MAX961/MAX963)
- TTL/CMOS-Compatible Complementary Outputs (MAX961/MAX963)
- 270µA Shutdown Current per Comparator (MAX961/MAX963/MAX964)
- Available in Space-Saving Packages: 8-Pin µMAX (MAX961/MAX962) 16-Pin QSOP (MAX964)

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX961ESA	-40°C to +85°C	8 SO
MAX961EUA	-40°C to +85°C	8 μΜΑΧ
MAX962ESA	-40°C to +85°C	8 SO
MAX962EUA	-40°C to +85°C	8 µMAX
MAX963ESD	-40°C to +85°C	14 SO
MAX964ESE	-40°C to +85°C	16 Narrow SO
MAX964EEE	-40°C to +85°C	16 QSOP

Pin Configurations



M/IXI/M

_ Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800 For small orders, phone 408-737-7600 ext. 3468.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{CC} to GND	+6V to -0.3V
All Other Pins	0.3V to (Vcc + 0.3V)
Duration of Output Short Circuit to GND or	r V _{CC} Continuous
Continuous Power Dissipation ($T_A = +70^{\circ}$	C)
8-Pin SO (derate 5.88mW/°C above +70	
8-Pin µMAX (derate 4.10mW/°C above	
14-Pin SO (derate 8.33mW/°C above +	70°C)667mW/°C

16-Pin SO (derate 8.70mW/°C above +70°C)......696mW/°C 16-Pin QSOP (derate 8.33mW/°C above +70°C)....667mW/°C Operating Temperature Range

MAX96_E	40°C to +85°C
Storage Temperature Range	65°C to +160°C
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = +2.7V to +5.5V, V_{CM} = 0V, C_{OUT} = 5pF, V_{SHDN} = 0V, V_{LE} = 0V, unless otherwise noted.) (Note 1)

DADAMETED	OVMDOL	CONDITIONS		TA = +25°C			TMIN to TMAX		UNITS
PARAMETER	SYMBOL			MIN	TYP	MAX	MIN	MAX	
Supply Voltage	Vcc	Inferred by PSRR		2.7		5.5	2.7	5.5	V
Input Common-Mode Voltage Range	V _{CMR}	(Note 2)	(Note 2)			V _{CC} + 0.1	-0.1	V _{CC} + 0.1	V
Input-Referred Trip Points	VIDIO	$V_{CM} = -0.1V$ or 5.1V, $V_{CC} = 5V$ (Note 3)	MAX96_UA		±2.0	±3.5		±5.2	mV
	Vtrip		All other packages		±2.0	±3.5		±4.0	
Input-Referred Hysteresis					3.5				mV
Input Offset Voltage		$V_{CM} = -0.1V$ or 5.1V, $V_{CC} = 5V$ (Note 4)	MAX96_UA		±0.5	±1.5		±3.5	mV
	Vos		All other packages		±0.5	±1.5		±2.0	
	IB	$V_{IN+} = V_{IN-} = 0V$ or V _{CC} , V _{CC} = 5V	MAX96_UA			±15		±30	
Input Bias Current			All other packages			±15		±15	μA
Differential Input Clamp Voltage		$V_{CC} = 5.5V, V_{IN-} = 0V,$ $I_{IN+} = 100\mu A$			2.1				V
Input Capacitance					3				рF
Differential Input Impedance	Rind	$V_{CC} = 5V$			8				kΩ
Common-Mode Input Impedance	RINCM	$V_{CC} = 5V$			130				kΩ
Common-Mode Rejection Ratio	CMRR	V _{CC} = 5V, V _{CM} = -0.1V to 5.1V (Note 5)			0.1	0.3		0.5	mV/V
Power-Supply Rejection Ratio	PSRR	V _{CM} = 0V (Note 6)			0.05	0.3		0.3	mV/V
Output High Voltage	Voh	ISOURCE = 4mA		V _{CC} - 0.5	52		V _{CC} - 0).52	V
Output Low Voltage	Vol	I _{SINK} = 4mA				0.52		0.52	V
Capacitive Slew Current		VOUT = 1.4V, VCC = 2.7V		30	60				mA

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +2.7V to +5.5V, V_{CM} = 0V, C_{OUT} = 5pF, V_{SHDN} = 0V, V_{LE} = 0V, unless otherwise noted.) (Note 1)

DADAMETED		CONDITIONS	1	ΓA = +25	°C	TMIN t		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNITS
Output Capacitance				4				pF
Supply Current		MAX961/MAX963, V _{CC} = 5V		8.5	11		11	mA
per Comparator	Icc	MAX962/MAX964, V _{CC} = 5V		5.5	8		9	IIIA
Shutdown Supply Current per Comparator	ISHDN	MAX961/MAX963/MAX964, V _{CC} = 5V		0.27	0.5		0.5	mA
Shutdown Output Leakage Current		MAX961/MAX963/MAX964, $V_{OUT} = 0.5V$ and $V_{CC} - 0.5V$			1		20	μA
Rise/Fall Time	t _R , t _F	$V_{CC} = 5V$		2.3				ns
Logic Input High	VIH		(V _{CC} / 2) + 0.4			(V _{CC} / 2) + 0.4		V
Logic Input Low	VIL				(V _{CC} / 2) - 0.4		(V _{CC} / 2) - 0.4	V
Logic Input Current	IIL, IIH	$V_{LOGIC} = 0V \text{ or } V_{CC}$			±15		±30	μA
Propagation Delay	tpD	5mV overdrive (Note 7)		4.5	7		8.5	ns
Differential Propagation Delay	tpD	Between any two channels or outputs (Q/Q)		0.3				ns
Propagation-Delay Skew	t SKEW	Between tPD- and tPD+		0.3				ns
Data-to-Latch Setup Time	tsu	(Note 8)			5		5	ns
Latch-to-Data Hold Time	t _H	(Note 8)			5		5	ns
Latch Pulse Width	tlpw	(Note 8)			5		5	ns
Latch Propagation Delay	t _{LPD}	(Note 8)			10		10	ns
Shutdown Time	toff	Delay until output is high-Z (>10k Ω)		150				ns
Shutdown Disable Time	ton	Delay until output is valid		250				ns

Note 1: The MAX961EUA/MAX962EUA are 100% production tested at $T_A = +25$ °C; all temperature specifications are guaranteed by design.

Note 2: Inferred by CMRR. Either input can be driven to the absolute maximum limit without false output inversion, provided that the other input is within the input voltage range.

Note 3: The input-referred trip points are the extremities of the differential input voltage required to make the comparator output change state. The difference between the upper and lower trip points is equal to the width of the input-referred hysteresis zone. (See Figure 1.)

Note 4: Input offset voltage is defined as the mean of the trip points.

Note 5: CMRR = (V_{OSL} - V_{OSH}) / 5.2V, where V_{OSL} is the offset at V_{CM} = -0.1V and V_{OSH} is the offset at V_{CM} = 5.1V.

Note 6: PSRR = ($V_{OS}2.7 - V_{OS}5.5$) / 2.8V, where $V_{OS}2.7$ is the offset voltage at V_{CC} = 2.7V, and $V_{OS}5.5$ is the offset voltage at V_{CC} = 5.5V.


Note 7: Propagation delay cannot be measured in automatic test equipment with low input overdrive values. The MAX96_ES_ devices are sample tested to 0.1% AQL, with a 200mV step and 100mV overdrive at $T_A = +25^{\circ}C$. Correlation tests show that tpD can be guaranteed with this test, since additional DC tests are performed that guarantee that all internal bias conditions are correct. Propagation delay on the µMAX and QSOP packages is guaranteed by design. For low-overdrive conditions, Vos is added to the overdrive.

Note 8: Guaranteed by design.



Typical Operating Characteristics

MAX961-MAX964




M/IXI/M

4

_Typical Operating Characteristics (continued)

(V_{CC} = +3.0V, 5mV of overdrive, T_A = +25°C, unless otherwise noted.)





MAX961-MAX964

M/IXI/M

_Typical Operating Characteristics (continued)

 $(V_{CC} = +3.0V, 5mV \text{ of overdrive}, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$





_Pin Description

PIN					FUNCTION				
MAX961	MAX962	MAX963	MAX964	NAME	FUNCTION				
2	2	1	1	INA-	Comparator A Inverting Input				
1	1	2	2	INA+	Comparator A Noninverting Input				
4		3, 5	_	LE, LEA, LEB	Latch-Enable Input. The output latches when LE_ is high. The latch is transparent when LE_ is low.				
5	5	4, 11	12	GND	Ground				
_	_	_	16	N.C.	No Connect. Connect to GND to prevent parasitic feedback.				
_	4	6	3	INB-	Comparator B Inverting Input				
_	3	7	4	INB+	Comparator B Noninverting Input				
_	_	_	5	INC-	Comparator C Inverting Input				
_	_	_	6	INC+	Comparator C Noninverting Input				
_	_	_	7	IND-	Comparator D Inverting Input				
	_	—	8	IND+	Comparator D Noninverting Input				
3	_	8	9	SHDN	Shutdown Input. The device shuts down when SHDN is high.				
_	6	9	14	QB	Comparator B Output				
_	—	—	11	QC	Comparator C Output				
_		_	10	QD	Comparator D Output				
_		10	—	QB	Comparator B Complementary Output				
8	8	12	13	V _{CC}	Positive Supply Input (V _{CC} to GND must be ≤5.5V)				
6	7	13	15	QA	Comparator A TTL Output				
7		14	—	QA	Comparator A Complementary Output				

MAX961-MAX964

Detailed Description

The MAX961–MAX964 single-supply comparators feature internal hysteresis, ultra-high-speed operation, and low power consumption. Their outputs are guaranteed to pull within 0.52V of either rail without external pull-up or pull-down circuitry. Rail-to-Rail input voltage range and low-voltage, single-supply operation make these devices ideal for portable equipment. The MAX961–MAX964 all interface directly to CMOS logic.

Timing

Most high-speed comparators oscillate in the linear region because of noise or undesirable parasitic feedback. This can occur when the voltage on one input is close to or equal to the voltage on the other input. These devices have a small amount of internal hysteresis to counter parasitic effects and noise.

The added hysteresis of the MAX961–MAX964 creates two trip points: one for the rising input voltage and one for the falling input voltage (Figure 1). The difference between the trip points is the hysteresis. When the comparator's input voltages are equal, the hysteresis effectively causes one comparator input voltage to move quickly past the other, thus taking the input out of the region where oscillation occurs. Standard comparators require hysteresis to be added with external resistors. The MAX961–MAX964's fixed internal hysteresis eliminates these resistors.

Figure 1 illustrates the case where IN- is fixed and IN+ is varied. If the inputs were reversed, the figure would look the same, except for an inverted output.

The MAX961/MAX963 include internal latches that allow storage of comparison results. LE has a high input impedance. If LE is low, the latch is transparent (i.e., the comparator operates as though the latch is not present). The comparator's output state is stored when LE is pulled high. All timing constraints must be met when using the latch function (Figure 2).

Input Stage Circuitry

The MAX961–MAX964 include internal protection circuitry that prevents damage to the precision input stage from large differential input voltages. This protection circuitry consists of two groups of three front-to-back diodes between IN+ and IN-, as well as two 200Ω resistors (Figure 3). The diodes limit the differential voltage applied to the comparator's internal circuitry to no more than $3V_F$, where VF is the diode's forward-voltage drop (about 0.7V at +25°C).




Figure 1. Input and Output Waveforms, Noninverting Input Varied




Figure 2. MAX961/MAX963 Timing Diagram




Figure 3. Input Stage Circuitry

For a large differential input voltage (exceeding $3V_F$), this protection circuitry increases the input bias current at IN+ (source) and IN- (sink).

Input current =
$$\frac{(IN+ - IN-) - 3V_F}{2 \times 200}$$

Input currents with large differential input voltages should not be confused with input bias currents (IB). As long as the differential input voltage is less than 3VF, this input current is less than 2IB. The protection circuitry also allows for the MAX961–MAX964's input common-mode range to extend beyond both power-supply rails. The output remains in the correct logic state if one or both inputs are within the common-mode range. Taking either input outside the common-mode range causes the input to saturate and the propagation delay to increase.

MAX961-MAX964

M/X/W




Figure 4. Output Stage Circuitry

Output Stage Circuitry

The MAX961–MAX964 contain a current-driven output stage, as shown in Figure 4. During an output transition, ISOURCE or ISINK is pushed or pulled to the output pin. The output source or sink current is high during the transition, creating a rapid slew rate. Once the output voltage reaches V_{OH} or V_{OL} , the source or sink current decreases to a small value, capable of maintaining the V_{OH} or V_{OL} in static condition. This decrease in current conserves power after an output transition has occurred.

One consequence of a current-driven output stage is a linear dependence between the slew rate and the load capacitance. A heavy capacitive load slows down the voltage output transition. This is useful in noise-sensitive applications, where fast edges may cause interference.

Shutdown Mode

When SHDN is high, the MAX961/MAX963/MAX964 shut down. When shut down, the supply current drops to 270µA per comparator, and the outputs become high impedance. SHDN has a high input impedance. Connect SHDN to GND for normal operation. Exit shutdown with LE low; otherwise, the output is indeterminate.

Figure 5. MAX961 PC Board Layout


Applications Information

Circuit Layout and Bypassing

The MAX961–MAX964's high bandwidth requires a high-speed layout:

- 1) Use a printed circuit board with a good, unbroken, low-inductance ground plane.
- 2) Place a decoupling capacitor (a $0.1\mu F$ ceramic surface-mount capacitor is a good choice) as close to V_{CC} as possible.
- On the inputs and outputs, keep lead lengths short to avoid unwanted parasitic feedback around the comparators. Keep inputs away from outputs. Keep impedance between the inputs low.
- Solder the device directly to the printed circuit board rather than using a socket.
- 5) Figure 5 depicts the recommended circuit layout.
- 6) For slow-moving input signals, take care to prevent parasitic feedback. A small capacitor (1000pF or less) placed between the inputs can help eliminate oscillations in the transition region. This capacitor causes negligible degradation to tpD when the source impedance is low.

MAX961-MAX964





Chip Information

TRANSISTOR COUNT:


MAX961/MAX962: 286 MAX963/MAX964: 607

Package Information





_Package Information (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

MAX961-MAX964

______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 1997 Maxim Integrated Products Printed USA

is a registered trademark of Maxim Integrated Products.