Document Title

256Kx16 Bit High Speed Static RAM(5V Operating), Operated at Commercial and Industrial Temperature Range.

Revision History

RevNo.	<u>History</u>		<u>Draft Data</u>	Remark		
Rev. 0.0	Initial release w	ith Design Targe	Jan. 1st, 1997	Design Target		
Rev.1.0		iminary Data Sh ign Target to Pre	Jun. 1st, 1997	Preliminary		
Rev. 2.0	Release to Fina 1. Delete Prelin 2. Add 30pF ca 3. Relax DC ch	ninary pacitive in test lo	Feb.11th.1998	Final		
	Ite	em	Previous	Current		
	Icc	10ns	250mA	260mA		
		12ns	240mA	255mA		
		15ns	230mA	250mA		
	ISB	f=max.	40mA	50mA		
Rev 2.1	Change operati	ng current at Ind	lustrial Temperature	range.	.lun 27th 1998	Final

Rev. 2.1. Change operating current at Industrial Temperature range.

Previous spec. Changed spec. (10/12/15ns part) (10/12/15ns part) 260/255/250mA 285/280/275mA

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



256K x 16 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 10,12,15ns(Max.)
- Low Power Dissipation

Standby (TTL) : 50mA(Max.) (CMOS) : 10mA(Max.)

Operating KM6164002B - 10 : 260mA(Max.) KM6164002B - 12 : 255mA(Max.) KM6164002B - 15 : 250mA(Max.)


- Single 5.0V±10% Power Supply
- · TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
- No Clock or Refresh required
- · Three State Outputs
- Center Power/Ground Pin Configuration
- Data Byte Control : LB : I/O1~ I/O8, UB : I/O9~ I/O16
- Standard Pin Configuration

KM6164002BJ : 44-SOJ-400 KM6164002BT : 44-TSOP2-400F

ORDERING INFORMATION

KM6164002B -10/12/15	Commercial Temp.
KM6164002BI -10/12/15	Industrial Temp.


FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The KM6164002B is a 4,194,304-bit high-speed Static Random Access Memory organized as 262,144 words by 16 bits. The KM6164002B uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control($\overline{\text{UB}}$, $\overline{\text{LB}}$). The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM6164002B is packaged in a 400mil 44-pin plastic SOJ or TSOP(II) forward.

PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function		
A0 - A17	Address Inputs		
WE	Write Enable		
CS	Chip Select		
ŌĒ	Output Enable		
LB	Lower-byte Control(I/O1~I/O8)		
ŪB	Upper-byte Control(I/O9~I/O16)		
I/O1 ~ I/O16	Data Inputs/Outputs		
Vcc	Power(+5.0V)		
Vss	Ground		
N.C	No Connection		



ABSOLUTE MAXIMUM RATINGS*

Param	neter	Symbol	Rating	Unit
Voltage on Any Pin Relative	to Vss	VIN, VOUT	-0.5 to 7.0	V
Voltage on Vcc Supply Rela	tive to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation		PD	1.0	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	perating Temperature Commercial		0 to 70	°C
	Industrial	TA	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.2	-	Vcc+0.5**	V
Input Low Voltage	VIL	-0.5*	-	0.8	V

NOTE: The above parameters are also guaranteed at industrial temperature range.

DC AND OPERATING CHARACTERISTICS(TA=0 to 70°C, Vcc= 5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Max	Unit		
Input Leakage Current	ILI	VIN=Vss to Vcc	-2	2	μΑ		
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT = Vss to Vcc				2	μА
Operating Current	Icc	Min. Cycle, 100% Duty	Com.	10ns	-	260	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA		12ns	-	255	
				15ns	-	250	
			Ind.	10ns	-	285	
				12ns	-	280	
				15ns	-	275	
Standby Current	Isb	Min. Cycle, CS=Vін			-	50	mA
	ISB1	f=0MHz, CS≥Vcc-0.2V, Vın≥Vcc-0.2V or Vın≤0.2V			-	10	mA
Output Low Voltage Level	Vol	IoL=8mA	-	0.4	V		
Output High Voltage Level	Voн	Iон=-4mA				-	V
	Vон1*	Iон1=-0.1mA	-	3.95	V		

NOTE: The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

ltem	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

 $^{^{\}star}$ NOTE : Capacitance is sampled and not 100% tested.



^{*} $V_{IL}(Min) = -2.0V$ a.c(Pulse Width $\leq 8ns$) for $I \leq 20mA$

^{**} VIH(Max) = Vcc + 2.0V a.c (Pulse Width $\leq 8ns$) for $I \leq 20mA$

^{*} Vcc=5.0V, Temp.=25°C

AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)

TEST CONDITIONS


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

NOTE: The above test conditions are also applied at industrial temperature range.

Output Loads(A)

DOUT $RL = 50\Omega$ VL = 1.5V $Zo = 50\Omega$ $30pF^*$

Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



READ CYCLE

Parameter	Symbol	KM6164002B-10		KM6164002B-12		KM6164002B-15		Unit
Farameter	Syllibol	Min	Max	Min	Max	Min	Max	Ullit
Read Cycle Time	trc	10	-	12	-	15	-	ns
Address Access Time	taa	-	10	-	12	-	15	ns
Chip Select to Output	tco	-	10	-	12	-	15	ns
Output Enable to Valid Output	toe	-	5	-	6	-	7	ns
UB, LB Access Time	tва	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
UB, LB Enable to Low-Z Output	tBLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	0	7	ns
Output Disable to High-Z Output	tonz	0	5	0	6	0	7	ns
UB, LB Disable to High-Z Output	tвнz	0	5	0	6	0	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns

NOTE: The above parameters are also guaranteed at industrial temperature range.



^{*} Capacitive Load consists of all components of the test environment.

^{*} Including Scope and Jig Capacitance


WRITE CYCLE

Parameter	Symbol	KM6164002B-10		KM6164002B-12		KM6164002B-15		Unit
Farameter	Syllibol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	10	-	12	-	15	-	ns
Chip Select to End of Write	tcw	7	-	8	-	10	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	7	-	8	-	10	-	ns
Write Pulse Width(OE High)	twp	7	-	8	-	10	-	ns
Write Pulse Width(OE Low)	tWP1	10	-	12	-	15	-	ns
UB, LB Valid to End of Write	tsw	7	-	8	-	10	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	5	0	6	0	7	ns
Data to Write Time Overlap	tow	5	-	6	-	7	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns


NOTE: The above parameters are also guaranteed at industrial temperature range.

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS} = \overline{OE} = VIL$, $\overline{WE} = VIH$, \overline{UB} , $\overline{LB} = VIL$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.


 3. thz and tohz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voh or Vol.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $\overline{\text{CS}} = \text{VIL}$.
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)







TIMING WAVEFORM OF WRITE CYCLE(2) (OE =Low fixed)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low CS,WE,LB and UB. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition $\overline{\text{CS}}$ going high or $\overline{\text{WE}}$ going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of $\overline{\text{CS}}$ going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. two is measured from the end of write to the address change. two applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If $\overline{\text{CS}}$ goes low simultaneously with $\overline{\text{WE}}$ going or after $\overline{\text{WE}}$ going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.

 10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

cs	WE	OE	LB	UB	Mode I/O		Pin	Supply Current
CS	W E	OE	LB	UB	Wode	I/O1~I/O8	I/O9~I/O16	Supply Current
Н	Х	X*	Х	Х	Not Select	High-Z	High-Z	ISB, ISB1
L	Н	Н	Х	Х	Output Disable	High-Z	High-Z	Icc
L	Х	Х	Н	Н				
L	Н	L	L	Н	Read	D оит	High-Z	Icc
			Н	L		High-Z	D ouт	
			L	L		D оит	D оит	
L	L	Х	L	Н	Write	DIN	High-Z	Icc
			Н	L		High-Z	DIN	
			L	L		DIN	Din	

^{*} NOTE: X means Don't Care.



PACKAGE DIMENSIONS

44-SOJ-400 Units:millimeters/Inches

