
SLUS168B - APRIL 1999 - REVISED JUNE 2002




# description

The UCC3808 is a family of BiCMOS push-pull, high-speed, low-power, pulse-width modulators. The UCC3808 contains all of the control and drive circuitry required for off-line or dc-to-dc fixed frequency current-mode switching power supplies with minimal external parts count.

The UCC3808 dual output drive stages are arranged in a push-pull configuration. Both outputs switch at half the oscillator frequency using a toggle flip-flop. The dead time between the two outputs is typically 60 ns to 200 ns depending on the values of the timing capacitor and resistors, thus limiting each output stage duty cycle to less than 50%. (continued)

#### block diagram





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLUS168B - APRIL 1999 - REVISED JUNE 2002

#### description (continued)

The UCC3808 family offers a variety of package temperature range options, and choice of undervoltage lockout levels. The family has UVLO thresholds and hysteresis options for off-line and battery powered systems. Thresholds are shown in the table below.

#### Table 1.

Part Number	Turn on Threshold	Turn off Threshold
UCCx808-1	12.5 V	8.3 V
UCCx808-2	4.3 V	4.1 V

#### ORDERING INFORMATION

	Packaged Devices						
$T_A = T_J$	UVLO Option	SOIC (D)	PDIP (N)	TSSOP (PW)			
4000 4 0500	12.5 V/8.3 V	UCC2808D-1	UCC2808N-1	UCC2808PW-1			
–40°C to 85°C	4.3 V/4.1 V	UCC2808D-2	UCC2808N-2	UCC2808PW-2			
200 / 7000	12.5 V/8.3 V	UCC3808D-1	UCC3808N-1	UCC3808PW-1			
0°C to 70°C	4.3 V/4.1 V	UCC3808D-2	UCC3808N-2	UCC3808PW-2			

<sup>†</sup> D (SOIC-8) and PW (TSSOP-8) packages are available taped and reeled. Add TR suffix to device type (e.g. UCC3808DTR-1) to order quantities of 2500 devices per reel for SOIC-8 and 2000 devices per reel for TSSOP-8.

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage (IDD ≤ 10 mA)	
Supply current	
OUTA/OUTB source current (peak)	
OUTA/OUTB sink current (peak)	1.0 A
Analog inputs (FB, CS)	0.3 V to VDD+0.3 V, not to exceed 6 V
Power dissipation at T <sub>A</sub> = 25°C (N Package)	
Power dissipation at T <sub>A</sub> = 25°C (D Package)	650 mW
Power dissipation at T <sub>A</sub> = 25°C (PW Package)	400 mW
Storage temperature, Tstg	−65°C to 150°C
Junction temperature, T <sub>J</sub>	−55°C to 150°C
Lead temperature (soldering, 10 sec.)	300°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



<sup>‡</sup> Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the *Power Supply Control Data Book (TI Literature Number SLUD003)* for thermal limitations and considerations of packages.

SLUS168B - APRIL 1999 - REVISED JUNE 2002

electrical characteristics,  $T_A$  = 0°C to 70°C for the UCC3808–x, –40°C to 85°C for the UCC2808–x and –55°C to 125°C for the UCC1808–x, VDD = 10 V (See Note 6), 1  $\mu$ F capacitor from VDD to GND, R = 22 k $\Omega$ , C = 330 pF,  $T_A$  =  $T_J$ , (unless otherwise specified)

#### oscillator section

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator frequency		175	194	213	kHz
Oscillator amplitude/VDD	See Note 1	0.44	0.5	0.56	V/V

#### error amplifier section

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input voltage	COMP = 2 V		1.95	2	2.05	V
Input bias current			-1		1	μΑ
Open loop voltage gain			60	80		dB
COMP sink current	FB = 2.2 V,	COMP = 1 V	0.3	2.5		mA
COMP source current	FB = 1.3 V,	COMP = 3.5 V	-0.2	-0.5		mA

#### **PWM** section

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Maximum duty cycle	Measured at OUTA or OUTB	48%	49%	50%	
Minimum duty cycle	COMP = 0 V			0%	

#### current sense section

PARAMETER		TEST CONDITION	ONS	MIN	TYP	MAX	UNITS
Gain	See Note 2			1.9	2.2	2.5	V/V
Maximum input signal	COMP = 5 V,	See Note 3		0.45	0.5	0.55	V
CS to output delay	COMP = 3.5 V,	CS from 0 to 60		100	200	ns	
CS source current				-200			nA
CS sink current	CS = 0.5 V,	RC = 5.5 V,	See Note 7	5	10		mA
Over current threshold				0.7	0.75	0.8	V
COMP to CS offset	CS = 0 V			0.35	8.0	1.2	V

NOTES: 1. Measured at RC. Signal amplitude tracks VDD.

- 2. Gain is defined by:  $A = \frac{\Delta V_{COMP}}{\Delta V_{CS}}$ ,  $0 \le V_{CS} \le 0.4 \text{ V}$ ,
- 3. Parameter measured at trip point of latch with FB at 0V.
- 4. Start threshold and zener shunt threshold track one another.
- 5. For UCCx808–1, set VDD above the start threshold before setting at 10 V.
- 6. Does not include current in the external oscillator network.
- 7. The internal current sink on the CS pin is designed to discharge an external filter capacitor. It is not intended to be a dc sink path.



SLUS168B - APRIL 1999 - REVISED JUNE 2002

electrical characteristics, T<sub>A</sub> = 0°C to 70°C for the UCC3808-x, -40°C to 85°C for the UCC2808-x and -55°C to 125°C for the UCC1808–x,  $\overrightarrow{VDD}$  = 10 V (See Note 6), 1  $\mu$ F capacitor from VDD to GND, R = 22 k $\Omega$ , C = 330 pF,  $T_A = T_J$ , (unless otherwise specified)

#### output section

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
OUT low level	I = 100 mA		0.5	1	V
OUT high level	$I = -50 \text{ mA}, \qquad VDD - OUT$		0.5	1	V
Rise time	C <sub>L</sub> = 1 nF		25	60	ns
Fall time	C <sub>L</sub> = 1 nF		25	60	ns

#### undervoltage lockout section

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Start threshold	UCCx808–1, See Note 6	11.5	12.5	13.5	٧
	UCCx808-2	4.1	4.3	4.5	٧
Minimum operating voltage after start	UCCx808-1	7.6	8.3	9	V
	UCCx808-2	3.9	4.1	4.3	V
	UCCx808-1	3.5	4.2	5.1	V
Hysteresis	UCCx808-2	0.1	0.2	0.3	V

#### soft start section

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS
COMP rise time	FB = 1.8 V,	rise from 0.5 V to 4 V		3.5	20	ms

#### overall section

PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNITS
Startup current	VDD < start threshold				130	260	μΑ
Operating supply current	FB = 0 V,	CS = 0 V,	See Note 5 and 6		1	2	mA
VDD zener shunt voltage	IDD = 10 mA,	See Note 4		13	14	15	V

NOTES: 1. Measured at RC. Signal amplitude tracks VDD.

- 1. Measured at the Eq. (2). 2. Gain is defined by:  $A = \frac{\Delta V_{COMP}}{\Delta V_{CS}}, 0 \le V_{CS} \le 0.4 \text{ V},$
- 3. Parameter measured at trip point of latch with FB at 0V.
- 4. Start threshold and zener shunt threshold track one another.
- 5. For UCCx808–1, set VDD above the start threshold before setting at 10 V.
- 6. Does not include current in the external oscillator network.
- 7. The internal current sink on the CS pin is designed to discharge an external filter capacitor. It is not intended to be a dc sink path.

SLUS168B - APRIL 1999 - REVISED JUNE 2002

#### pin descriptions

**COMP:** COMP is the output of the error amplifier and the input of the PWM comparator. The error amplifier in the UCC3808 is a true low-output impedance, 2-MHz operational amplifier. As such, the COMP pin can both source and sink current. However, the error amplifier is internally current limited, so that zero duty cycle can be externally forced by pulling COMP to GND.

The UCC3808 family features built-in full cycle soft start. Soft start is implemented as a clamp on the maximum COMP voltage.

**CS:** The input to the PWM, peak current, and overcurrent comparators. The overcurrent comparator is only intended for fault sensing. Exceeding the overcurrent threshold will cause a soft start cycle. An internal MOSFET discharges the current sense filter capacitor to improve dynamic performance of the power converter.

**FB:** The inverting input to the error amplifier. For best stability, keep FB lead length as short as possible and FB stray capacitance as small as possible.

**GND:** Reference ground and power ground for all functions. Due to high currents, and high frequency operation of the UCC3808, a low impedance circuit board ground plane is highly recommended.

**OUTA and OUTB:** Alternating high current output stages. Both stages are capable of driving the gate of a power MOSFET. Each stage is capable of 500-mA peak source current, and 1-A peak sink current.

The output stages switch at half the oscillator frequency, in a push/pull configuration. When the voltage on the RC pin is rising, one of the two outputs is high, but during fall time, both outputs are off. This dead time between the two outputs, along with a slower output rise time than fall time, insures that the two outputs can not be on at the same time. This dead time is typically 60 ns to 200 ns and depends upon the values of the timing capacitor and resistor.

The high-current output drivers consist of MOSFET output devices, which switch from VDD to GND. Each output stage also provides a very low impedance to overshoot and undershoot. This means that in many cases, external schottky clamp diodes are not required.

**RC:** The oscillator programming pin. The UCC3808's oscillator tracks VDD and GND internally, so that variations in power supply rails minimally affect frequency stability. Figure 1 shows the oscillator block diagram.

Only two components are required to program the oscillator: a resistor (tied to the VDD and RC), and a capacitor (tied to the RC and GND). The approximate oscillator frequency is determined by the simple formula:

$$f_{OSCILLATOR} = \frac{1.41}{RC}$$

where frequency is in hertz, resistance in ohms, and capacitance in farads. The recommended range of timing resistors is between 10 k $\Omega$  and 200 k $\Omega$  and range of timing capacitors is between 100 pF and 1000 pF. Timing resistors less than 10 k $\Omega$  should be avoided.

For best performance, keep the timing capacitor lead to GND as short as possible, the timing resistor lead from VDD as short as possible, and the leads between timing components and RC as short as possible. Separate ground and VDD traces to the external timing network are encouraged.

**VDD:** The power input connection for this device. Although quiescent VDD current is very low, total supply current will be higher, depending on OUTA and OUTB current, and the programmed oscillator frequency. Total VDD current is the sum of quiescent VDD current and the average OUT current. Knowing the operating frequency and the MOSFET gate charge (Qg), average OUT current can be calculated from:


$$I_{OUT} = Q_g \times F$$
, where F is frequency

To prevent noise problems, bypass VDD to GND with a ceramic capacitor as close to the chip as possible along with an electrolytic capacitor. A  $1-\mu F$  decoupling capacitor is recommended.



SLUS168B - APRIL 1999 - REVISED JUNE 2002

#### pin descriptions (continued)



NOTE: The oscillator generates a sawtooth waveform on RC. During the RC rise time, the output stages alternate on time, but both stages are off during the RC fall time. The output stages switch a ½ the oscillator frequency, with guaranteed duty cycle of < 50% for both outputs.

Figure 1. Block Diagram for Oscillator

#### APPLICATION INFORMATION

A 200-kHz push-pull application circuit with a full wave rectifier is shown in Figure 2. The output,  $V_O$ , provides 5 V at 75 W maximum and is electrically isolated from the input. Since the UCC3808 is a peak current mode controller the 2N2222A emitter following amplifier (buffers the CT waveform) provides slope compensation which is necessary for duty ratios greater than 50%. Capacitor decoupling is very important with a single ground IC controller, and a 1  $\mu$ F is suggested as close to the IC as possible. The controller supply is a series RC for start-up, paralleled with a bias winding on the output inductor used in steady state operation.

Isolation is provided by an optocoupler with regulation done on the secondary side using the UC3965 Precision Reference with Low Offset Error Amplifier. Small signal compensation with tight voltage regulation is achieved using this part on the secondary side. Many choices exist for the output inductor depending on cost, volume, and mechanicall strength. Several design options are iron powder, molypermalloy (MPP), or a ferrite core with an air gap as shown here. The main power transformer is a low profile design, EFD size 25, using Magnetics Inc. P material which is a good choice at this frequency and temperature. The input voltage may range from 36 V dc to 72 V dc.

SLUS168B – APRIL 1999 – REVISED JUNE 2002

# **APPLICATION INFORMATION**





Figure 2. Typical Application Diagram: 48-V In, 5-V, 50-W Output

UDG-00142



#### **APPLICATION INFORMATION**





SLUS168B - APRIL 1999 - REVISED JUNE 2002

### **APPLICATION INFORMATION**




Figure 7

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated