

First Edition Apr 20, 2005

LCD Module Technical Specification

Final Revision

Type No. F-51851GNFQJ-LY-ADN

M. Spatrates

Approved by (Quality Assurance Division)

Ş ATUITO

Checked by (ACI Engineering Division)

T.Yuchi

Prepared by (ACI Engineering Division)

Table of Contents

1. General Specifications	2
2. Electrical Specifications	3
3. Optical Specifications	13
4. I/O Terminal	15
5. Test	17
6. Appearance Standards	
7. Code System of Production Lot	21
8. Type Number	21
9. Applying Precautions	21
10. Precautions Relating Product Handling	
11. Warranty	23

Revision History

Rev.	Date	Page	Comment
F-51	851GNFQJ-LY-ADN (AD) No. 2005-03	338 OPTREX CORPORATION Page 1/23

1.General Specifications

Operating Temp.	:	min20°C ~max. 70°C
Storage Temp.	:	min30°C ~max. 80°C
Dot Pixels	:	240 (W) × 64 (H) dots
Dot Size	:	0.50 (W) × 0.50 (H) mm
Dot Pitch	:	0.53 (W) × 0.53 (H) mm
Viewing Area	:	130.2 (W) × 37.6 (H) mm
Outline Dimensions	:	135.2* (W) × 51.7** (H) × 9.8* (D) mm * Without Hook **Without Flat Cable and LED Cable
Weight	:	77g max.
LCD Type	:	NTD-23162 (F-STN / Black &White-mode / Transmissive)
Viewing Angle	:	6:00
Data Transfer	:	8-bit parallel data transfer Serial data transfer
Backlight	:	LED Backlight / Yellow
Additional Spec.	:	Vivid Color Display Specification (High Performance Color is Used)
Drawing	:	Dimensional Outline UE-312338
RoHS regulation	:	To our best knowledge, this product satisfies material requirement of RoHS regulation. Our company is doing the best efforts to obtain the equivalent certificate from our suppliers.
		I

2.Electrical Specifications

2.1. Absolute Maximum Ratings

		9-			Vss=0V
Parameter	Symbol	Conditions	Min.	Max.	Units
Supply Voltage	Vdd-Vss	-	-0.3	7.0	V
(Logic)					
Supply Voltage	Vss2	With Double *1	-7.0	+0.3	V
(Booster Circuit)		With Triple *1	-6.0	+0.3	
		With Quad *1	-4.5	+0.3	
Supply Voltage 1	V5,Vout	*1	-18.0	+0.3	V
(LCD Drive)					
Supply Voltage 2	V1, V 2, V 3, V	*1	V5	+0.3	V
(LCD Drive)	4				
Input Voltage	Vin	-	-0.3	Vdd+0.3	V
Output Voltage	Vo	-	-0.3	Vdd+0.3	V

*1 Relative to VDD.

The relation of $VDD \ge V1 \ge V2 \ge V3 \ge V4 \ge V5 > VOUT$; $VDD > VSS \ge VOUT$ must be maintained.

In case of inputting external LCD driving voltage, LCD drive voltage should start supplying toNJU6676 at the mean time of turning on VDD power supply or after turned on VDD.

In use of the voltage boost circuit, the condition that the supply voltage : $18V \ge V_{DD}$ -Vout is necessary. Decoupling capacitor should be connected between VDD and VSS due to the stabilized operation for the voltage converter.

					Ta=25°C,	Vss=0V
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Supply Voltage	Vdd-Vss	-	2.2	-	5.5	V
(Logic) *1						
Supply Voltage	Vss2	*2	-6.0	-	-2.5	V
(Booster Circuit)						
Supply Voltage	V5	*2	-18.0	-	-6.0	V
(LCD Drive)	V1, V 2	*2	0.4×V5	-	Vdd	V
	V 3, V 4	*2	V5	-	0.6×V5	V
Supply Voltage	Vss2	With Triple *2	-6.0	-	-2.5	V
(Booster Circuit)		With Quad *2	-4.5	-	-2.5	
Booster Output	Vouт	*2	-18.0	-	-	V
Voltage						
Voltage Regulator	Vout2	Voltage converter off	-18.0	-	-6.0	V
Operating Voltage		External power supply				
Voltage Follower	V5	Voltage regulator off	-18.0	-	-6.0	V
Operating Voltage		External power supply				
Base Voltage	Vreg%	Vdd=3.0V	-	-	3.0	%
"High" Level	Vін	-	0.8×Vdd	-	Vdd	V
Input Voltage						
"Low" Level	Vil	-	Vss	-	0.2×Vdd	V
Input Voltage						

2.2. DC Characteristics

F-51851GNFQJ-LY-ADN (AD) No. 2005-0338

"High" Level	Vон	lон=-0.5mA	0.8×Vdd	-	Vdd	V
Output Voltage						
"Low" Level	Vol	lo∟=0.5mA	Vss	-	0.2×Vdd	V
Output Voltage						
	ldd	VDD-Vss=5.0V	-	3.3	5.0	mA
Supply Current						
	15	Vdd-V5=10.4V	-	0.4	0.6	mA

*1 Although the NJU6676 can operate in wide range of the operation voltage, it shall not be guaranteed in a sudden voltage fluctuation during the access with MPU.

*2 Relative to VDD.


2.3.AC Characteristics

2.3.1.Read/Write Operation Sequence (80 series CPU)

			Vd	D=4.5~5.5V
Parameter	Symbol	Min.	Max.	Units
Address Hold Time	t _{AH8}	0	-	ns
Address Setup Time	t _{AW8}	0	-	ns
System Cycle Time	t _{CYC8}	166	-	ns
Control Low Pulse Width(Write)	t _{CCLW}	30	-	ns
Control Low Pulse Width(Read)	t _{CCLR}	70	-	ns
Control High Pulse Width(Write)	t _{CCHW}	30	-	ns
Control High Pulse Width(Read)	t cchr	30	-	ns
Data Setup Time	t _{DS8}	30	-	ns
Data Hold Time	t _{DH8}	10	-	ns
RD Access Time	t _{ACC8}	-	70	ns
Output Disable Time	t _{oн8}	10	50	ns
Input Signal Rise/Fall Time	tr, tf	-	15	ns
	-	1	Vd	D=2.7∼4.5V
Parameter	Symbol	Min.	Max.	Units
Address Hold Time	t _{AH8}	0	-	ns
Address Setup Time	t _{AW8}	0	-	ns
System Cycle Time	t _{CYC8}	300	-	ns
Control Low Pulse Width(Write)	t _{CCLW}	60	-	ns
Control Low Pulse Width(Read)	t _{CCLR}	120	-	ns
Control High Pulse Width(Write)	t ccнw	60	-	ns
Control High Pulse Width(Read)	t cchr	60	-	ns
Data Setup Time	t _{DS8}	40	-	ns
Data Hold Time	t _{DH8}	15	-	ns
RD Access Time	t _{ACC8}	-	140	ns
Output Disable Time	t _{oн8}	10	100	ns
Input Signal Rise/Fall Time	tr, t r	-	15	ns
			Vd	D=2.2~2.7V
Parameter	Symbol	Min.	Max.	Units
Address Hold Time	t _{AH8}	0	-	ns
Address Setup Time	t _{AW8}	0	-	ns
System Cycle Time	t _{CYC8}	1000	-	ns
Control Low Pulse Width(Write)	t _{CCLW}	120	-	ns
Control Low Pulse Width(Read)	t _{CCLR}	240	-	ns
Control High Pulse Width(Write)	t ccнw	120	-	ns
Control High Pulse Width(Read)	t cchr	120	-	ns
Data Setup Time	t _{DS8}	80	-	ns
-51851GNFQJ-LY-ADN (AD) No. 2005-0338	OPTR	EX CORPOR	ATION	Page 5/2

Data Hold Time	t _{DH8}	30	-	ns
RD Access Time	t _{ACC8}	-	280	ns
Output Disable Time	t _{oн8}	10	200	ns
Input Signal Rise/Fall Time	tr, tf	-	15	ns

Each timing is specified based on 0.2×VDD and 0.8×VDD.




2.3.2. Read/Write Operation Sequence (68 series CPU)

			VD	D=4.5~5.5V
Parameter	Symbol	Min.	Max.	Units
Address Hold Time	t _{AH6}	0	-	ns
Address Setup Time	t _{AW6}	0	-	ns
System Cycle Time	t _{CYC6}	166	-	ns
Enable High Pulse Width (Read)	t ewhr	70	-	ns
Enable High Pulse Width (Write)	t ewhw	30	-	ns
Enable Low Pulse Width (Read)	t _{EWLR}	30	-	ns
Enable Low Pulse Width (Write)	t _{EWLW}	30	-	ns
Data Setup Time	\mathbf{t}_{DS6}	30	-	ns
Data Hold Time	t _{DH6}	10	-	ns
Access Time (CL=100pF)	t _{ACC6}	-	70	ns
Output Disable Time	t _{OH6}	10	50	ns
Input Signal Rise/Fall Time	tr, tf	-	15	ns
	1	T	Vd	D=2.7~4.5V
Parameter	Symbol	Min.	Max.	Units
Address Hold Time	t _{AH6}	0	-	ns
Address Setup Time	t _{AW6}	0	-	ns
System Cycle Time	t _{CYC6}	300	-	ns
Enable High Pulse Width (Read)	t ewhr	120	-	ns
Enable High Pulse Width (Write)	t ewhw	60	-	ns
Enable Low Pulse Width (Read)	t _{EWLR}	60	-	ns
Enable Low Pulse Width (Write)	t _{EWLW}	60	-	ns
Data Setup Time	t _{DS6}	40	-	ns
Data Hold Time	t _{DH6}	15	-	ns
Access Time (CL=100pF)	t _{ACC6}	-	140	ns
Output Disable Time	t _{OH6}	10	100	ns
Input Signal Rise/Fall Time	tr, tf	-	15	ns
	[1	Vd	D=2.2~2.7V
Parameter	Symbol	Min.	Max.	Units
Address Hold Time	t _{AH6}	0	-	ns
Address Setup Time	t _{AW6}	0	-	ns
System Cycle Time	t _{CYC6}	1000	-	ns
Enable High Pulse Width (Read)	t ewhr	240	-	ns
Enable High Pulse Width (Write)	t ewhw	120	-	ns
Enable Low Pulse Width (Read)	t _{EWLR}	120	-	ns
Enable Low Pulse Width (Write)	t _{EWLW}	120	-	ns
Data Setup Time	t _{DS6}	80	-	ns
-51851GNFQJ-LY-ADN (AD) No. 2005-0338	OPTR	REX CORPOR	ATION	Page 7/2


Data Hold Time	t _{DH6}	30	-	ns
Access Time (CL=100pF)	t _{ACC6}	-	280	ns
Output Disable Time	t _{он6}	10	200	ns
Input Signal Rise/Fall Time	tr, tf	-	15	ns

Each timing is specified based on 0.2×VDD and 0.8×VDD.



2.3.3. Serial Interface Sequence

		•	Vc	D=4.5~5.5V
Parameter	Symbol	Min.	Max.	Units
Serial Clock Cycle	t scyc	200	-	ns
Serial Clock High Pulse Width	t _{shw}	75	-	ns
Serial Clock Low Pulse Width	t _{SLW}	75	-	ns
Address Setup Time	t sas	50	-	ns
Address Hold Time	t _{sah}	100	-	ns
Data Setup Time	t s⊳s	50	-	ns
Data Hold Time	t _{sDH}	50	-	ns
CS-SCL Time	t _{css}	100	-	ns
	t _{csH}	100	-	ns
Input Signal Rise/Fall Time	tr, t r	-	15	ns
	-	-	Vc	D=2.7~4.5V
Parameter	Symbol	Min.	Max.	Units
Serial Clock Cycle	t scyc	250	-	ns
Serial Clock High Pulse Width	t _{sнw}	100	-	ns
Serial Clock Low Pulse Width	t _{SLW}	100	-	ns
Address Setup Time	t _{sas}	150	-	ns
Address Hold Time	t sa⊢	150	-	ns
Data Setup Time	t s⊳s	100	-	ns
Data Hold Time	t _{sDH}	100	-	ns
CS-SCL Time	t _{css}	150	-	ns
	t _{csH}	150	-	ns
Input Signal Rise/Fall Time	tr, t r	-	15	ns
		-	Vc	D=2.2~2.7V
Parameter	Symbol	Min.	Max.	Units
Serial Clock Cycle	t scyc	400	-	ns
Serial Clock High Pulse Width	t sнw	150	-	ns
Serial Clock Low Pulse Width	t _{SLW}	150	-	ns
Address Setup Time	t _{sas}	250	-	ns
Address Hold Time	t _{SAH}	250	-	ns
Data Setup Time	t _{sps}	150	-	ns
Data Hold Time	t _{sDH}	150	-	ns
CS-SCL Time	t _{css}	250	-	ns
	t _{csн}	250	-	ns
Input Signal Rise/Fall Time	tr, t r	-	15	ns



2.3.4. Display Control Timing Characteristics


Parameter	Symbol	Min.	Тур.	Max.	D=4.5~5.5V Units
Reset time	t _R	-	- Typ.	0.5	Units
Reset "L" Pulse Width	t _{RW}	0.5	-		μs
	٩xvv	0.0			
Reset Input Timing				Vc	od=2.7~4.5V
Parameter	Symbol	Min.	Тур.	Max.	Units
Reset time	t _R	-	-	1	
Reset "L" Pulse Width	t _{RW}	1	-	-	μs
Depart lanut Timing				\/-	- 0 0 0 7\/
Reset Input Timing	Sympol	Min	Turp		DD=2.2~2.7V
Parameter	Symbol t _R	Min.	Тур.	Max.	Units
Reset time		-	-	1.5	μs
Reset "L" Pulse Width ach timing is specified base		1.5	-	-	
Internal		1 P			
	X I	During readt	∖/f		
states	/	During reset		t complete	
	/\'		ARese		od=4.5~5.5V
	Symbol	Min.	ARese		DD=4.5~5.5V
Output Timing Parameter	/\		/ \	V	1
Output Timing Parameter FR Delay Time	Symbol	Min.	/ к	Vc Max. 40	Units ns
Output Timing Parameter FR Delay Time	Symbol t _{DFR}	Min.	/ K Typ. 10	Vc Max. 40	Units
Output Timing Parameter FR Delay Time Output Timing Parameter	Symbol	Min.	/ к	Vc Max. 40 Vc	Units ns
Output Timing Parameter FR Delay Time Output Timing Parameter FR Delay Time	Symbol t _{DFR}	Min. - Min.	/ К Тур. Тур.	Vc Max. 40 Vc Max. 80	Units ns DD=2.7~4.5V Units ns
Output Timing Parameter FR Delay Time Output Timing Parameter FR Delay Time Output Timing Output Timing	Symbol t _{DFR} Symbol t _{DFR}	Min. - Min. -	Typ. 10 	Vr Max. 40 Vr Max. 80 Vr	Units ns DD=2.7~4.5V Units ns DD=2.2~2.7V
Output Timing Parameter FR Delay Time Output Timing Parameter FR Delay Time Output Timing Output Timing Parameter Parameter	Symbol t _{DFR} Symbol t _{DFR}	Min. - Min.	Тур. 10 Тур. 10 Тур.	Vc Max. 40 Vc Max. 80 Vc Max.	Units ns DD=2.7~4.5V Units ns DD=2.2~2.7V Units
Output Timing Parameter FR Delay Time Parameter FR Delay Time Parameter FR Delay Time	Symbol t _{DFR} Symbol t _{DFR}	Min. - Min. - Min.	Typ. 10 Typ. 10 Typ. 50	Vr Max. 40 Vr Max. 80 Vr	Units ns DD=2.7~4.5V Units ns DD=2.2~2.7V
Output Timing Parameter FR Delay Time Parameter FR Delay Time ach timing is specified base	Symbol t _{DFR} Symbol t _{DFR} Symbol t _{DFR} d on 0.2×VDD ar	Min. - Min. - Min. - nd 0.8×VDD.	Typ. 10 Typ. 10 Typ. 50	Vc Max. 40 Vc Max. 80 Vc Max.	Units ns DD=2.7~4.5V Units ns DD=2.2~2.7V Units
Output Timing Parameter FR Delay Time Parameter FR Delay Time ach timing is specified base	Symbol t _{DFR} Symbol t _{DFR} Symbol t _{DFR} d on 0.2×VDD ar	Min. - Min. - Min. - nd 0.8×VDD.	Typ. 10 Typ. 10 Typ. 50	Vc Max. 40 Vc Max. 80 Vc Max.	Units ns DD=2.7~4.5V Units ns DD=2.2~2.7V Units
Output Timing Parameter FR Delay Time ach timing is specified base The delay time is applied to t	Symbol t _{DFR} Symbol t _{DFR} Symbol t _{DFR} d on 0.2×VDD ar	Min. - Min. - Min. - nd 0.8×VDD.	Typ. 10 Typ. 10 Typ. 50	Vc Max. 40 Vc Max. 80 Vc Max.	Units ns DD=2.7~4.5V Units ns DD=2.2~2.7V Units
Output Timing Parameter FR Delay Time Parameter FR Delay Time ach timing is specified base	Symbol t _{DFR} Symbol t _{DFR} Symbol t _{DFR} d on 0.2×VDD ar	Min. - Min. - Min. - nd 0.8×VDD.	Typ. 10 Typ. 10 Typ. 50	Vc Max. 40 Vc Max. 80 Vc Max.	Units ns DD=2.7~4.5V Units ns DD=2.2~2.7V Units
Output Timing Parameter FR Delay Time ach timing is specified base The delay time is applied to t	Symbol t _{DFR} Symbol t _{DFR} Symbol t _{DFR} d on 0.2×VDD ar	Min. - Min. - Min. - nd 0.8×VDD.	Typ. 10 Typ. 10 Typ. 50	Vc Max. 40 Vc Max. 80 Vc Max.	Units ns DD=2.7~4.5V Units ns DD=2.2~2.7V Units
Output Timing Parameter FR Delay Time ach timing is specified base Fhe delay time is applied to t CL /	Symbol t _{DFR} Symbol t _{DFR} Symbol t _{DFR} d on 0.2×VDD ar	Min. - Min. - Min. - nd 0.8×VDD.	Тур. 10 Тур. 10 Тур. 50	Vc Max. 40 Vc Max. 80 Vc Max.	Units ns DD=2.7~4.5V Units ns DD=2.2~2.7V Units
Output Timing Parameter FR Delay Time ach timing is specified base The delay time is applied to t	Symbol t _{DFR} Symbol t _{DFR} Symbol t _{DFR} d on 0.2×VDD ar	Min. - Min. - Min. - nd 0.8×VDD.	Тур. 10 Тур. 10 Тур. 50	Vc Max. 40 Vc Max. 80 Vc Max.	Units ns DD=2.7~4.5V Units ns DD=2.2~2.7V Units

2.4. Lighting Specifications

2.4.1. Absolute Maximum Ratings

	-					Ta=25°C
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Foward Current	ŀF	Note 1	-	-	480	mA
Reverse Voltage	Vr	-	-	-	4	V
LED Power Dissipation	PD	-	-	-	1728	mW

Note 1 : Refer to the foward current derating curve.



2.4.2. Operating Characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Foward Voltage	Vf	l⊧=240mA	-	3.3	3.6	V
Luminance of	L	l⊧=240mA	49	70	-	cd/m ²
Module Surface						

3. Optical Specifications

3.1.LCD Driving Voltage

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Recommended		Ta= -20°C	-	-	11.3	V
LCD Driving Voltage	Vdd-V5	Ta=25°C	9.6	10.4	11.1	V
Note 1		Ta=70°C	9.1	-	-	V

Note 1 : Voltage (Applied actual waveform to LCD Module) for the best contrast. The range of minimum and maximum shows tolerance of the operating voltage. The specified contrast ratio and response time are not guaranteed over the entire range.

3.2. Optical Characteristics

Ta=25°C, 1/65 Duty, 1/9 Bias, Vop=10.4V (Note 4), θ= 0°, φ=-°

Pa	rameter	Symbol	Conditions Min. Typ. Max.		Units		
Contrast Ra	atio Note 1	CR	θ= 0°, φ=-°	-	60	-	
Viewing Ang	gle		Shown in 3.3				
Response	Rise Note 2	Ton	-	-	130	200	ms
Time	Decay Note 3	Toff	-	-	180	270	ms

Note 1 :Contrast ratio is definded as follows. (CR = LON / LOFF)

LON : Luminance of the ON segments

LOFF: Luminance of the OFF segments


Measuring Spot : 3.0mm


Note 2 :The time that the luminance level reaches 90% of the saturation level from 0% when ON signal is applied.

Note 3 :The time that the luminance level reaches 10% of the saturation level from 100% when OFF signal is applied.

Note 4 :Definition of Driving Voltage VoD

Assuming that the typical driving waveforms shown below are applied to the LCD Panel at 1/A Duty - 1/B Bias (A: Duty Number, B: Bias Number). Driving voltage VoD is definded as the voltage VO-P when the contrast ratio (CR=LON / LOFF) is at its maximum.






4.I/O Terminal

4.1. Pin Assignment

<u>CN1,CN2</u>

3 CL Input for I 4 DOF LCD Disp 5 CS1 Chip Sele 6 CS2 Chip Sele 7 RES Reset Sig 8 A0 H : D0~D 9 WR 80 family	put for LCD AC Drive Display Clock Dlay Blanking Control Terminal ect Signal L : Active ect Signal H : Active gnal L : Reset 17 are Display Data L : D0~D7 are Instructions CPU : Write Signal L : Active CPU : Read Signal L : Active Data
3CLInput for I4DOFLCD Disp5CS1Chip Sele6CS2Chip Sele7RESReset Sig8A0H : D0~D9WR80 family10RD80 family	Display Clock Day Blanking Control Terminal ect Signal L : Active ect Signal H : Active gnal L : Reset 7 are Display Data L : D0~D7 are Instructions CPU : Write Signal L : Active CPU : Read Signal L : Active Data
4 DOF LCD Disp 5 CS1 Chip Sele 6 CS2 Chip Sele 7 RES Reset Sig 8 A0 H : D0~D 9 WR 80 family 10 RD 80 family	Day Blanking Control Terminal ect Signal L : Active ect Signal H : Active gnal L : Reset 17 are Display Data L : D0~D7 are Instructions CPU : Write Signal L : Active CPU : Read Signal L : Active Data
5 CS1 Chip Sele 6 CS2 Chip Sele 7 RES Reset Sig 8 A0 H : D0~D 9 WR 80 family 10 RD 80 family	ect Signal L : Active ect Signal H : Active gnal L : Reset 17 are Display Data L : D0~D7 are Instructions CPU : Write Signal L : Active CPU : Read Signal L : Active Data
6 CS2 Chip Sele 7 RES Reset Sig 8 A0 H : D0~D 9 WR 80 family 10 RD 80 family	ect Signal H : Active gnal L : Reset 77 are Display Data L : D0~D7 are Instructions CPU : Write Signal L : Active CPU : Read Signal L : Active Data
7 RES Reset Sig 8 A0 H : D0~D 9 WR 80 family 10 RD 80 family	gnal L : Reset 17 are Display Data L : D0~D7 are Instructions CPU : Write Signal L : Active CPU : Read Signal L : Active Data
8 A0 H : D0~D 9 WR 80 family 10 RD 80 family	7 are Display Data L : D0~D7 are Instructions CPU : Write Signal L : Active CPU : Read Signal L : Active Data
9 WR 80 family 10 RD 80 family	CPU : Write Signal L : Active CPU : Read Signal L : Active Data
10 RD 80 family	CPU : Read Signal L : Active Data
,	Data
11 D0 Display D	
	Data
12 D1 Display D	
13 D2 Display D	Data
14 D3 Display D	Data
15 D4 Display D	Data
16 D5 Display D	Data
17 D6(SCL) Display D	Data
18 D7(SI) Display D	Data
19 VDD Power Su	upply for Logic
20 Vss Power Su	upply(0V, GND)
21 Vout DC/DC Vo	oltage Converter Output
22 C3- DC/DC V	oltage Converter Negative Connection
23 C1+ DC/DC V	oltage Converter Positive Connection
24 C1- DC/DC V	oltage Converter Negative Connection
25 C2- DC/DC V	oltage Converter Negative Connection
26 C2+ DC/DC V	oltage Converter Positive Connection
27 V1 Power Su	upply for LCD Drive $V_1 = 1/9 \cdot V_5$
28 V2 Power Su	upply for LCD Drive $V_2 = 2/9 \cdot V_5$
29 V ₃ Power Su	upply for LCD Drive $V_3 = 7/9 \cdot V_5$
30 V4 Power Su	upply for LCD Drive $V_4 = 8/9 \cdot V_5$
31 V5 Power Su	ipply for LCD Drive V₅,Vouτ
32 VR Voltage A	Adjustment Pin
Applies v	oltage between Vcc and V $_5$ using a resistive divider.
33 C86 Interface	Mode Select Signal H : 68 series L : 80 series
F-51851GNFQJ-LY-ADN (AD) No. 2005-0	0338 OPTREX CORPORATION Page 15/23

		1
34	P/S	Parallel/Serial Data Select Signal H : Parallel L : Serial
35	NC	Non-connection
36	NC	Non-connection
<u>CN3</u>		
No.	Symbol	Function
1	ANODE	LED Anode Terminal
2	CATHODE	LED Cathode Terminal



5.Test

No change on display and in operation under the following test condition.

Conditions: Unless otherwise specified, tests will be conducted under the following condition. Temperature: 20±5°C Humidity : 65±5%RH tests will be not conducted under functioning state.

No.	Parameter	Conditions	Notes
1	High Temperature Operating	70°C±2°C, 96hrs (operation state)	
2	Low Temperature Operating	-20°C±2°C, 96hrs (operation state)	1
3	High Temperature Storage	80°C±2°C, 96hrs	2
4	Low Temperature Storage	-30°C±2°C, 96hrs	1,2
5	Damp Proof Test	40°C±2°C,90~95%RH, 96hrs	1,2
6	Vibration Test	Total fixed amplitude : 1.5mm Vibration Frequency : 10~55Hz	3
		One cycle 60 seconds to 3 directions of X, Y, Z for each 15 minutes	
7	Shock Test	To be measured after dropping from 60cm high on the concrete surface in packing state. $\begin{array}{c} \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	

Note 1 :No dew condensation to be observed.

Note 2 :The function test shall be conducted after 4 hours storage at the normal Temperature and humidity after removed from the test chamber.

Note 3 :Vibration test will be conducted to the product itself without putting it in a container.


6.Appearance Standards

6.1. Inspection conditions


The LCD shall be inspected under 40W white fluorescent light.

The distance between the eyes and the sample shall be more than 30cm.

All directions for inspecting the sample should be within 45° against perpendicular line.



6.2. Definition of applicable Zones




X : Maximum Seal Line

- A Zone : Active display area
- B Zone : Out of active display area ~ Maximum seal line
- C Zone : Rest parts

A Zone + B Zone = Validity viewing area

No. 1	Parameter		、 U) / 2 *: Disregard Units : mm
1				Crite	
	The Shape of Dot	(1) Pin Hole			
		1/2	Dimensio	n	Acceptable Number
			D ≤ 0	.10	*
			0.10 < D ≤ 0.	20	1 pc / dot or less
		/	$0.10 < D \le 0.$	20	5 pcs / cell or less
			or Chips / Defor	mation	
		1.L	Dot Type		Accontoble Number
		A	Dimension A≤0.10		Acceptable Number
			A≥0.10	(Shou	Ild not be connected to next dot)
		کے			dot(only segment)or less
			0.10 <a≤0.15< td=""><td></td><td>/ cell or less</td></a≤0.15<>		/ cell or less
		B'			Ild not be connected to next dot)
			B ≤ 0.15		*
		2.Defective type extends over m			
			Dimension D≤0.10		Acceptable Number
		┱┺ि╢	D_0.10	1 pc /	dot(only segment)or less
				-	/ cell or less
			0.10 <d≤0.20< td=""><td></td><td>dual dot must secure 1/2 area</td></d≤0.20<>		dual dot must secure 1/2 area
				or m	ore)

No.	Parameter		C	Criteria		
2	Black and	(1) Round Sha	ре			
	White Spots,		Zone	Acce	eptable Numb	ber
	Foreign Substances	Dimension		А	В	С
			$D \leq 0.10$	*	*	*
		0.10<	D ≤ 0.20	6	6	*
		0.20<	D ≤ 0.30	4	4	*
			t must secure 1/2	area or more) .	
		(2) Line Shape				
			Zone		eptable Numb	
		`	Width	A	В	С
		*	W≤0.03	*	*	*
		L ≤2.0	0.03 <w≦0.05< td=""><td>5</td><td>5</td><td>*</td></w≦0.05<>	5	5	*
		L ≤1.0	≤0.10	4	4	*
		*	0.10 <w< td=""><td>In the sam</td><td>ne way (1)</td><td>*</td></w<>	In the sam	ne way (1)	*
			n 9pcs as total. mplex Foreign Su	Ibstance Def	ects")	
		1				
3	Color Variation	Not to be cons	picuous defects.			
3 4	Air Bubbles	Not to be cons				
	Air Bubbles (between glass		zpicuous defects.		eptable Numb	
	Air Bubbles	Not to be cons	Zone	А	В	С
	Air Bubbles (between glass	Dimension	Zone D ≤ 0.30	A *		
	Air Bubbles (between glass	Dimension 0.30<	Zone D ≤ 0.30 D ≤ 0.40	A * 3	B * *	C *
	Air Bubbles (between glass	Dimension 0.30< 0.40<	Zone $D \le 0.30$ $D \le 0.40$ $D \le 0.60$	A *	B *	C * *
	Air Bubbles (between glass	Dimension 0.30< 0.40< No more that	Zone D ≤ 0.30 D ≤ 0.40	A * 3 2	B * * 3	C * *
	Air Bubbles (between glass	Dimension 0.30< 0.40< No more that (Refer to "Co	Zone $D \le 0.30$ $D \le 0.40$ $D \le 0.60$ n 3pcs as total.	A * 3 2	B * * 3	C * *
4	Air Bubbles (between glass & polarizer)	Dimension 0.30< 0.40< No more that (Refer to "Co Not to be cons	Zone $D \le 0.30$ $D \le 0.40$ $D \le 0.60$ n 3pcs as total. mplex Foreign Su	A * 3 2 Ibstance Def	B * 3 ects")	C * *
4	Air Bubbles (between glass & polarizer) Polarizer Scratches	Dimension 0.30< 0.40< No more that (Refer to "Co Not to be cons If the stains are not defective.	Zone $D \le 0.30$ $D \le 0.40$ $D \le 0.60$ n 3pcs as total. mplex Foreign Su	A * 3 2 Ibstance Def	B * 3 ects")	C * *
4 5 6	Air Bubbles (between glass & polarizer) Polarizer Scratches Polarizer Dirts	Dimension 0.30< 0.40< No more that (Refer to "Co Not to be cons If the stains are not defective. Black spots, lin	Zone $D \le 0.30$ $D \le 0.40$ $D \le 0.60$ In 3pcs as total. Implex Foreign Su spicuous defects. e removed easily for the spice of t	A * 3 2 Ibstance Def	B * 3 ects") surface, the m	C * *
4 5 6	Air Bubbles (between glass & polarizer) Polarizer Scratches Polarizer Dirts Complex Foreign	Dimension 0.30< 0.40< No more that (Refer to "Co Not to be cons If the stains are not defective. Black spots, lin	Zone $D \le 0.30$ $D \le 0.40$ $D \le 0.60$ In 3pcs as total. mplex Foreign Su spicuous defects. e removed easily in the shaped foreign ter should be 9pcs	A * 3 2 Ibstance Def	B * 3 ects") surface, the m	C * *



10.Precautions Relating Product Handling

The Following precautions will guide you in handling our product correctly.

- 1) Liquid crystal display devices
- 1. The liquid crystal display device panel used in the liquid crystal display module is made of plate glass. Avoid any strong mechanical shock. Should the glass break handle it with care.
- 2. The polarizer adhering to the surface of the LCD is made of a soft material. Guard against scratching it.
- 2) Care of the liquid crystal display module against static electricity discharge.
 - 1. When working with the module, be sure to ground your body and any electrical equipment you may be using. We strongly recommend the use of anti static mats (made of rubber), to protect work tables against the hazards of electrical shock.
 - 2. Avoid the use of work clothing made of synthetic fibers. We recommend cotton clothing or other conductivity-treated fibers.
 - 3. Slowly and carefully remove the protective film from the LCD module, since this operation can generate static electricity.
- 3) When the LCD module alone must be stored for long periods of time:
 - 1. Protect the modules from high temperature and humidity.
- 2. Keep the modules out of direct sunlight or direct exposure to ultraviolet rays.
- 3. Protect the modules from excessive external forces.
- 4) Use the module with a power supply that is equipped with an overcurrent protector circuit, since the module is not provided with this protective feature.
- 5) Do not ingest the LCD fluid itself should it leak out of a damaged LCD module. Should hands or clothing come in contact with LCD fluid, wash immediately with soap.
- 6) Conductivity is not guaranteed for models that use metal holders where solder connections between the metal holder and the PCB are not used. Please contact us to discuss appropriate ways to assure conductivity.
- 7) For models which use CFL:
- 1. High voltage of 1000V or greater is applied to the CFL cable connector area. Care should be taken not to touch connection areas to avoid burns.
- 2. Protect CFL cables from rubbing against the unit and thus causing the wire jacket to become worn.
- 3. The use of CFLs for extended periods of time at low temperatures will significantly shorten their service life.
- 8) For models which use touch panels:
- 1. Do not stack up modules since they can be damaged by components on neighboring modules.
- 2. Do not place heavy objects on top of the product. This could cause glass breakage.
- 9) For models which use COG,TAB,or COF:
- 1. The mechanical strength of the product is low since the IC chip faces out unprotected from the rear. Be sure to protect the rear of the IC chip from external forces.
- 2. Given the fact that the rear of the IC chip is left exposed, in order to protect the unit from electrical damage, avoid installation configurations in which the rear of the IC chip runs the risk of making any electrical contact.

10)Models which use flexible cable, heat seal, or TAB:

- 1. In order to maintain reliability, do not touch or hold by the connector area.
- 2. Avoid any bending, pulling, or other excessive force, which can result in broken connections.
- 11)In case of buffer material such as cushion / gasket is assembled into LCD module, it may have an adverse effect on connecting parts (LCD panel-TCP / HEAT SEAL / FPC / etc., PCB-TCP / HEAT SEAL / FPC etc., TCP-HEAT SEAL, TCP-FPC, HEAT SEAL-FPC, etc.,) depending on its materials.

Please check and evaluate these materials carefully before use.

12) In case of acrylic plate is attached to front side of LCD panel, cloudiness (very small cracks) can occur on acrylic plate, being influenced by some components generated from polarizer film..

Please check and evaluate those acrylic materials carefully before use.


11.Warranty

This product has been manufactured to your company's specifications as a part for use in your company's general electronic products. It is guaranteed to perform according to delivery specifications. For any other use apart from general electronic equipment, we cannot take responsibility if the product is used in medical devices, nuclear power control equipment, aerospace equipment, fire and security systems, or any other applications in which there is a direct risk to human life and where extremely high levels of reliability are required. If the product is to be used in any of the above applications, we will need to enter into a separate product liability agreement.

- 1. We cannot accept responsibility for any defect, which may arise from additional manufacturing of the product (including disassembly and reassembly), after product delivery.
- 2. We cannot accept responsibility for any defect, which may arise after the application of strong external force to the product.
- 3. We cannot accept responsibility for any defect, which may arise due to the application of static electricity after the product has passed your company's acceptance inspection procedures.
- 4. When the product is in CFL models, CFL service life and brightness will vary According to the performance of the inverter used, leaks, etc. We cannot accept responsibility for product performance, reliability, or defect, which may arise.
- 5. We cannot accept responsibility for intellectual property of a third party, which may arise through the application of our product to your assembly with exception to those issues relating directly to the structure or method of manufacturing of our product.
- 6. Optrex will not be held responsible for any quality guarantee issue for defect products judged as Optrex-origin longer than 2 (two) years from Optrex production or 1(one) year from Optrex, Optrex America, Optrex Europe delivery which ever comes later.



Step up to Higher Performance Monochrome Graphic & Character LCDs



These new STN LCDs offer designers a range of passive matrix display solutions. Optrex STEP products deliver remarkable readability in any ambient lighting condition, with exceptional performance over a wide operating temperature range.

A Higher Standard for STN

Step up to higher performance in passive matrix monochrome graphic and character LCDs.

Key Features:

- Wide operating temperature (-20 to +70°C) standard
- High contrast ratio up to 80:1
- High brightness up to 100 nits
- High ambient-light legibility
- Built-in controllers
- Selectable interface



Backward Compatible

The new LCDs are available in industrystandard configurations and compatible with existing Optrex LCDs to provide an easy upward migration path for designers.

RoHS Compliant*

All modules are built in complete compliance with the European Union's RoHS (Reduction of Hazardous Substances) directive that restricts the use of certain substances such as lead, mercury and cadmium in electronic equipment.

Range of Colors

Designers can choose from a wide variety of colors to suit their applications.



FPD Total Solution Provider

Part #

F-51852

F-51852

F-51854

F-51851

Graphic LCDs

Size

8

8

8

8

2.8"

2.8"

4.7"

5.2"

Featuring built-in controllers, standard operating temperatures of -20° to 70°C, and a luminance of up to 100 nits, these are the "next step" in STN graphic displays. These displays are mechanically compatible and require only a minor change to the software to make them electrically compatible with existing displays.

ևսհ

Color Background

Dot Format

128 x 64

128 x 64


 160×128

240 x 64

Character	I CDs

Offering a 5V power supply, standard operating temperatures of -20° to 70°C, and a luminance of up to 70 nits, these LCDs are the new generation in STN character displays. They are mechanically and electrically compatible with existing displays for an easy upward migration path.

Part #	Color	Dot Format	Module Dimension (mm)	Interface
C-51848	W G B	16 character x 2 line	122.0 × 44.0 × 14.6	8-bit Parallel
C-51505	W G B B B	20 character x 2 line	116.0 × 37.0 × 15.7	8-bit Parallel
C-51847	W G B	20 character x 4 line	98.5 × 61.0 × 15.6	8-bit Parallel
C-51850	W G B	40 character x 2 line	182.0 × 34.5 × 15.1	8-bit Parallel
C-51849	WG	40 character x 4 line	190.0 × 54.0 × 14.6	8-bit Parallel



Free Optrex Newsletter

Telephone: (734) 416-8500 Fax: (734) 416-8520

Plymouth, Michigan 48170

Released June 2006 | Copyright © 1998-2006 Optrex America, Inc.

These specifications are subject to change without notice. Please check with OPTREX prior to designing equipment using this information.

* RoHS compliance is based upon Optrex America's understanding of RoHS and Optrex America's knowledge of the materials used by the manufacturer in its products.

Optrex America, Inc.

Module Dimension (mm)

 $89.7 \times 49.8 \times 6$ (low profile)

89.7 x 49.8 x 11.8

129.0 x 102.0 x 13.5

135.2 x 51.7 x 9.8





Selectable 8-bit Parallel or Serial

Selectable 8-bit Parallel or Serial

Interface

8-bit Parallel

8-bit Parallel

B-bit Parallel
B-bit Parallel